About the Execution of LoLA for PermAdmissibility-COL-50
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3735.983 | 3600000.00 | 226349.00 | 10692.00 | FFF???TTFFTTFTTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r262-smll-167863537400500.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is PermAdmissibility-COL-50, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r262-smll-167863537400500
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 476K
-rw-r--r-- 1 mcc users 6.6K Feb 26 01:18 CTLCardinality.txt
-rw-r--r-- 1 mcc users 70K Feb 26 01:18 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 01:17 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 26 01:17 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:31 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:31 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 01:20 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 133K Feb 26 01:20 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 4.5K Feb 26 01:19 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 26K Feb 26 01:19 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 54K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-00
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-01
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-02
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-03
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-04
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-05
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-06
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-07
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-08
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-09
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-10
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-11
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-12
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-13
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-14
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1678930988914
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PermAdmissibility-COL-50
Not applying reductions.
Model is COL
LTLFireability PT
[2023-03-16 01:43:12] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, LTLFireability, --reduce-single, STATESPACE]
[2023-03-16 01:43:12] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-16 01:43:12] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-16 01:43:12] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-16 01:43:13] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 1096 ms
[2023-03-16 01:43:13] [INFO ] Imported 40 HL places and 16 HL transitions for a total of 208 PT places and 1024.0 transition bindings in 35 ms.
Parsed 16 properties from file ./LTLFireability.xml in 21 ms.
[2023-03-16 01:43:13] [INFO ] Unfolded HLPN to a Petri net with 208 places and 1024 transitions 5984 arcs in 87 ms.
[2023-03-16 01:43:13] [INFO ] Unfolded 16 HLPN properties in 6 ms.
Initial state reduction rules removed 7 formulas.
Reduce places removed 0 places and 240 transitions.
Reduce places removed 0 places and 192 transitions.
[2023-03-16 01:43:13] [INFO ] Export to MCC of 16 properties in file ./LTLFireability.STATESPACE.xml took 72 ms.
[2023-03-16 01:43:13] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 208 places, 592 transitions and 3456 arcs took 10 ms.
Total runtime 1712 ms.
starting LoLA
BK_INPUT PermAdmissibility-COL-50
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfLTLFireability
LTLCardinality
FORMULA PermAdmissibility-COL-50-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-LTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-LTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-LTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-LTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-LTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-LTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 12434296 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16118768 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfLTLFireability/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfLTLFireability/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfLTLFireability/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:524
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:184
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:527
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,40 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 4 (type CNST) for 3 PermAdmissibility-COL-50-LTLFireability-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 7 (type CNST) for 6 PermAdmissibility-COL-50-LTLFireability-02
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 7 (type CNST) for PermAdmissibility-COL-50-LTLFireability-02
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 25 (type CNST) for 24 PermAdmissibility-COL-50-LTLFireability-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 4 (type CNST) for PermAdmissibility-COL-50-LTLFireability-01
lola: result : false
lola: FINISHED task # 25 (type CNST) for PermAdmissibility-COL-50-LTLFireability-08
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 40 (type CNST) for 39 PermAdmissibility-COL-50-LTLFireability-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 40 (type CNST) for PermAdmissibility-COL-50-LTLFireability-13
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 22 (type CNST) for 21 PermAdmissibility-COL-50-LTLFireability-07
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 34 (type CNST) for 33 PermAdmissibility-COL-50-LTLFireability-11
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 31 (type CNST) for 30 PermAdmissibility-COL-50-LTLFireability-10
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH task # 13 (type EXCL) for 12 PermAdmissibility-COL-50-LTLFireability-04
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type CNST) for PermAdmissibility-COL-50-LTLFireability-11
lola: result : true
lola: FINISHED task # 31 (type CNST) for PermAdmissibility-COL-50-LTLFireability-10
lola: result : true
lola: FINISHED task # 22 (type CNST) for PermAdmissibility-COL-50-LTLFireability-07
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 5/399 3/32 PermAdmissibility-COL-50-LTLFireability-04 267569 m, 53513 m/sec, 434055 t fired, .
Time elapsed: 10 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 10/399 5/32 PermAdmissibility-COL-50-LTLFireability-04 566414 m, 59769 m/sec, 927552 t fired, .
Time elapsed: 15 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 15/399 8/32 PermAdmissibility-COL-50-LTLFireability-04 862856 m, 59288 m/sec, 1420612 t fired, .
Time elapsed: 20 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 20/399 10/32 PermAdmissibility-COL-50-LTLFireability-04 1157549 m, 58938 m/sec, 1911614 t fired, .
Time elapsed: 25 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 25/399 12/32 PermAdmissibility-COL-50-LTLFireability-04 1452164 m, 58923 m/sec, 2402850 t fired, .
Time elapsed: 30 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 30/399 15/32 PermAdmissibility-COL-50-LTLFireability-04 1744536 m, 58474 m/sec, 2893565 t fired, .
Time elapsed: 35 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 35/399 17/32 PermAdmissibility-COL-50-LTLFireability-04 2037831 m, 58659 m/sec, 3385677 t fired, .
Time elapsed: 40 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 40/399 20/32 PermAdmissibility-COL-50-LTLFireability-04 2327900 m, 58013 m/sec, 3873460 t fired, .
Time elapsed: 45 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 45/399 22/32 PermAdmissibility-COL-50-LTLFireability-04 2620494 m, 58518 m/sec, 4365884 t fired, .
Time elapsed: 50 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 50/399 24/32 PermAdmissibility-COL-50-LTLFireability-04 2911688 m, 58238 m/sec, 4854413 t fired, .
Time elapsed: 55 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 55/399 27/32 PermAdmissibility-COL-50-LTLFireability-04 3200493 m, 57761 m/sec, 5342235 t fired, .
Time elapsed: 60 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 60/399 29/32 PermAdmissibility-COL-50-LTLFireability-04 3492810 m, 58463 m/sec, 5835075 t fired, .
Time elapsed: 65 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 65/399 32/32 PermAdmissibility-COL-50-LTLFireability-04 3781454 m, 57728 m/sec, 6327171 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for PermAdmissibility-COL-50-LTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 PermAdmissibility-COL-50-LTLFireability-14
lola: time limit : 440 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for PermAdmissibility-COL-50-LTLFireability-14
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 PermAdmissibility-COL-50-LTLFireability-12
lola: time limit : 503 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for PermAdmissibility-COL-50-LTLFireability-12
lola: result : false
lola: markings : 801
lola: fired transitions : 801
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 PermAdmissibility-COL-50-LTLFireability-09
lola: time limit : 587 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for PermAdmissibility-COL-50-LTLFireability-09
lola: result : false
lola: markings : 1251
lola: fired transitions : 1251
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 PermAdmissibility-COL-50-LTLFireability-06
lola: time limit : 705 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for PermAdmissibility-COL-50-LTLFireability-06
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 PermAdmissibility-COL-50-LTLFireability-05
lola: time limit : 881 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 5/881 3/32 PermAdmissibility-COL-50-LTLFireability-05 354545 m, 70909 m/sec, 1732818 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 10/881 6/32 PermAdmissibility-COL-50-LTLFireability-05 713192 m, 71729 m/sec, 3746441 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 15/881 8/32 PermAdmissibility-COL-50-LTLFireability-05 1055057 m, 68373 m/sec, 5666902 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 20/881 10/32 PermAdmissibility-COL-50-LTLFireability-05 1391907 m, 67370 m/sec, 7712962 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 25/881 13/32 PermAdmissibility-COL-50-LTLFireability-05 1731753 m, 67969 m/sec, 9739337 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 30/881 15/32 PermAdmissibility-COL-50-LTLFireability-05 2065227 m, 66694 m/sec, 11763975 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 35/881 17/32 PermAdmissibility-COL-50-LTLFireability-05 2400509 m, 67056 m/sec, 13775033 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 40/881 20/32 PermAdmissibility-COL-50-LTLFireability-05 2708506 m, 61599 m/sec, 15880530 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 45/881 22/32 PermAdmissibility-COL-50-LTLFireability-05 3024961 m, 63291 m/sec, 17938026 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 50/881 24/32 PermAdmissibility-COL-50-LTLFireability-05 3359037 m, 66815 m/sec, 19930780 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 55/881 26/32 PermAdmissibility-COL-50-LTLFireability-05 3678624 m, 63917 m/sec, 21921385 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 60/881 29/32 PermAdmissibility-COL-50-LTLFireability-05 3996019 m, 63479 m/sec, 23997670 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 65/881 31/32 PermAdmissibility-COL-50-LTLFireability-05 4326443 m, 66084 m/sec, 25988799 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for PermAdmissibility-COL-50-LTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 PermAdmissibility-COL-50-LTLFireability-03
lola: time limit : 1151 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 5/1151 4/32 PermAdmissibility-COL-50-LTLFireability-03 428196 m, 85639 m/sec, 1525116 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 10/1151 7/32 PermAdmissibility-COL-50-LTLFireability-03 855833 m, 85527 m/sec, 3158078 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 15/1151 9/32 PermAdmissibility-COL-50-LTLFireability-03 1272020 m, 83237 m/sec, 4814225 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 20/1151 12/32 PermAdmissibility-COL-50-LTLFireability-03 1685839 m, 82763 m/sec, 6447678 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 25/1151 15/32 PermAdmissibility-COL-50-LTLFireability-03 2076189 m, 78070 m/sec, 8150413 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 30/1151 18/32 PermAdmissibility-COL-50-LTLFireability-03 2473570 m, 79476 m/sec, 9806376 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 35/1151 21/32 PermAdmissibility-COL-50-LTLFireability-03 2874607 m, 80207 m/sec, 11418353 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 40/1151 24/32 PermAdmissibility-COL-50-LTLFireability-03 3282250 m, 81528 m/sec, 13050762 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 45/1151 26/32 PermAdmissibility-COL-50-LTLFireability-03 3664450 m, 76440 m/sec, 14724934 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 50/1151 29/32 PermAdmissibility-COL-50-LTLFireability-03 4039364 m, 74982 m/sec, 16416251 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 55/1151 31/32 PermAdmissibility-COL-50-LTLFireability-03 4408574 m, 73842 m/sec, 18101279 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for PermAdmissibility-COL-50-LTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 PermAdmissibility-COL-50-LTLFireability-00
lola: time limit : 1697 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for PermAdmissibility-COL-50-LTLFireability-00
lola: result : false
lola: markings : 801
lola: fired transitions : 801
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 PermAdmissibility-COL-50-LTLFireability-15
lola: time limit : 3395 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for PermAdmissibility-COL-50-LTLFireability-15
lola: result : false
lola: markings : 802
lola: fired transitions : 803
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 435 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 440 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 445 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 450 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 455 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 460 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 480 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 485 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 490 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 495 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 500 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 505 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 510 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 515 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 520 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 525 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 530 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 535 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 540 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 545 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 550 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 555 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 560 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 565 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 570 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 575 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 580 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 585 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 590 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 595 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 600 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 605 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 610 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 615 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 620 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 625 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 630 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 635 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 640 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 645 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 650 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 655 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 660 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 665 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 670 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 675 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 680 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 685 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 690 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 695 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 700 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 705 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 710 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 715 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 720 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 725 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 730 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 735 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 740 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 745 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 750 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 755 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 760 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 765 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 770 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 775 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 780 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 785 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 790 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 795 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 800 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 805 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 810 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 815 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 820 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 825 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 830 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 835 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 840 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 845 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 850 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 855 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 860 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 865 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 870 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 875 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 880 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 885 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 890 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 895 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 900 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 905 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 910 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 915 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 920 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 925 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 930 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 935 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 940 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 945 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 950 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 955 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 960 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 965 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 970 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 975 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 980 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 985 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 990 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 995 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1000 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1005 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1010 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1015 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1020 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1025 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1030 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1035 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1040 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1045 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1050 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1055 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1060 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1065 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1070 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1075 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1080 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1085 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1090 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1095 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1100 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1105 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1110 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1115 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1120 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1125 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1130 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1135 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1140 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1145 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1150 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1155 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1160 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1165 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1170 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1175 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1180 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1185 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1190 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1195 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1200 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1205 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1210 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1215 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1220 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1225 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1230 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1235 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1240 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1245 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1250 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1255 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1260 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1265 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1270 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1275 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1280 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1285 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1290 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1295 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1300 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1305 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1310 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1315 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1320 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1325 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1330 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1335 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1340 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1345 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1350 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1355 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1360 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1365 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1370 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1375 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1380 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1385 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1390 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1395 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1400 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1405 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1410 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1415 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1420 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1425 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1430 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1435 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1440 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1445 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1450 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1455 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1460 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1465 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1470 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1475 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1480 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1485 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1490 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1495 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1500 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1505 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1510 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1515 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-LTLFireability-00: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-01: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-02: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-06: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-07: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-08: INITIAL false preprocessing
PermAdmissibility-COL-50-LTLFireability-09: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-10: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-11: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-12: LTL false LTL model checker
PermAdmissibility-COL-50-LTLFireability-13: INITIAL true preprocessing
PermAdmissibility-COL-50-LTLFireability-14: LTL true LTL model checker
PermAdmissibility-COL-50-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-50-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-COL-50"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is PermAdmissibility-COL-50, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r262-smll-167863537400500"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-COL-50.tgz
mv PermAdmissibility-COL-50 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;