MCC'2023- Execution of r262-smll-167863537400498

About the Execution of LoLA for PermAdmissibility-COL-50

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
9066.516	1463847.00	1499648.00	4434.00	??T?????TFTFT??F	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r262-smll
Waiting for the VM to be ready (probing
...........................................
=====================
Generated by BenchKit 2-5348
Executing tool lola
Input is PermAdmissibility-COL-50,
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r262-smll-16786353740
===========================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 476K
-rw-r--r-- 1 mcc users 6.6K Feb 26
-rw-r--r-- 1 mcc users 70K Feb 26
-rw-r--r-- 1 mcc users 6.5K Feb 26
-rw-r--r-- 1 mcc users 58K Feb 26
-rw-r--r-- 1 mcc users 4.2K Jan 29
-rw-r--r-- 1 mcc users 6.3K Jan 29
-rw-r--r-- 1 mcc users 3.4K Feb 25
-rw-r--r-- 1 mcc users 24K Feb 25
-rw-r--r-- 1 mcc users 2.5K Feb 25
-rw-r--r-- 1 mcc users 16K Feb 25
-rw-r--r-- 1 mcc users 13K Feb 26
-rw-r--r-- 1 mcc users 133K Feb 26
-rw-r--r-- 1 mcc users 4.5K Feb 26
-rw-r--r-- 1 mcc users 26K Feb 26
-rw-r--r-- 1 mcc users 1.7K Feb 25
-rw-r--r-- 1 mcc users 3.8K Feb 25
-rw-r--r-- 1 mcc users 5 Mar 5
-rw-r--r-- 1 mcc users 3 Mar 5
-rw-r--r-- 1 mcc users 5 Mar 5
-rw-r--r-- 1 mcc users 54K Mar 5

--------------------
content from stdout:

=== Data for post analysis generated

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the
FORMULA_NAME PermAdmissibility-COL-50-CTLFi
FORMULA_NAME PermAdmissibility-COL-50-CTLFi
FORMULA_NAME PermAdmissibility-COL-50-CTLFi
FORMULA_NAME PermAdmissibility-COL-50-CTLFi
FORMULA_NAME PermAdmissibility-COL-50-CTLFi
FORMULA_NAME PermAdmissibility-COL-50-CTLFi
FORMULA_NAME PermAdmissibility-COL-50-CTLFi
FORMULA_NAME PermAdmissibility-COL-50-CTLFi
FORMULA_NAME PermAdmissibility-COL-50-CTLFi
FORMULA_NAME PermAdmissibility-COL-50-CTLFi
FORMULA_NAME PermAdmissibility-COL-50-CTLFi
FORMULA_NAME PermAdmissibility-COL-50-CTLFi
FORMULA_NAME PermAdmissibility-COL-50-CTLFi
FORMULA_NAME PermAdmissibility-COL-50-CTLFi
FORMULA_NAME PermAdmissibility-COL-50-CTLFi
FORMULA_NAME PermAdmissibility-COL-50-CTLFi

=== Now, execution of the tool begins

BK_START 1678929511396

bash -c /home/mcc/BenchKit/BenchKit_head.sh
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PermAdmissibility-COL-50
Not applying reductions.
Model is COL
CTLFireability PT
[2023-03-16 01:18:34] [INFO ] Running
[2023-03-16 01:18:34] [INFO ] Parsing
[2023-03-16 01:18:34] [INFO ] Detected
log4j:WARN No appenders could be found
log4j:WARN Please initialize the log4j
log4j:WARN See http://logging.apache.org/lo
[2023-03-16 01:18:34] [WARNING] Using
[2023-03-16 01:18:34] [INFO ] Load
[2023-03-16 01:18:34] [INFO ] Imported
Parsed 16 properties from file ./CTLFireability.xml
[2023-03-16 01:18:35] [INFO ] Unfolded
[2023-03-16 01:18:35] [INFO ] Unfolded
Reduce places removed 0 places and
Reduce places removed 0 places and
[2023-03-16 01:18:35] [INFO ] Export
[2023-03-16 01:18:35] [INFO ] Export
Total runtime 1385 ms.
starting LoLA
BK_INPUT PermAdmissibility-COL-50
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../l
current directory: /home/mcc/execution/unfC

FORMULA PermAdmissibility-COL-50-CTLFireability-11

FORMULA PermAdmissibility-COL-50-CTLFireability-15

FORMULA PermAdmissibility-COL-50-CTLFireability-12

FORMULA PermAdmissibility-COL-50-CTLFireability-10

FORMULA PermAdmissibility-COL-50-CTLFireability-08

FORMULA PermAdmissibility-COL-50-CTLFireability-02

FORMULA PermAdmissibility-COL-50-CTLFireability-09

BK_STOP 1678930975243

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/executio
lola: reading pnml
lola: PNML file contains place/transition
lola: finished parsing
lola: closed net file /home/mcc/execution
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/exec
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,40
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 4 (type EXCL)
lola: time limit : 94 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 81 (type FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 84 (type SRCH)
lola: result : unknown
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: FINISHED task # 81 (type FNDP)
lola: result : true
lola: fired transitions :
lola: tried executions :
lola: time used :
lola: memory pages used :
lola: CANCELED task # 82 (type EQUN)
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 82 (type EQUN)
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 89 (type FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 91 (type EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 93 (type SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 93 (type SRCH)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: CANCELED task # 89 (type FNDP)
lola: CANCELED task # 91 (type EQUN)
lola: FINISHED task # 89 (type FNDP)
lola: result : true
lola: fired transitions :
lola: tried executions :
lola: time used :
lola: memory pages used :
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
sara: try reading problem file /home/mcc/ex
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
sara: place or transition ordering
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 4/178

Time elapsed: 27 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 9/178

Time elapsed: 32 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16

lola: FINISHED task # 91 (type EQUN)
lola: result : true
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 14/178

Time elapsed: 38 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 20/178

Time elapsed: 43 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 25/178

Time elapsed: 48 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 30/178

Time elapsed: 53 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 35/178

Time elapsed: 58 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 40/178

Time elapsed: 63 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 45/178

Time elapsed: 68 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 50/178

Time elapsed: 73 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 55/178

Time elapsed: 78 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 60/178

Time elapsed: 83 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 65/178

Time elapsed: 88 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 70/178

Time elapsed: 93 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 75/178

Time elapsed: 98 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 80/178

Time elapsed: 103 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 85/178

Time elapsed: 108 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 113 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 87 (type EXCL)
lola: time limit : 183 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 5/183

Time elapsed: 118 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 10/183

Time elapsed: 123 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 15/183

Time elapsed: 128 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 20/183

Time elapsed: 133 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 25/183

Time elapsed: 138 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 30/183

Time elapsed: 143 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 35/183

Time elapsed: 148 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 40/183

Time elapsed: 153 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 45/183

Time elapsed: 158 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 50/183

Time elapsed: 163 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 55/183

Time elapsed: 168 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 60/183

Time elapsed: 173 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 65/183

Time elapsed: 178 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 70/183

Time elapsed: 183 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 75/183

Time elapsed: 188 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 80/183

Time elapsed: 193 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 85/183

Time elapsed: 198 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 90/183

Time elapsed: 203 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 95/183

Time elapsed: 208 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 100/183

Time elapsed: 213 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 105/183

Time elapsed: 218 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 110/183

Time elapsed: 223 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 115/183

Time elapsed: 228 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 120/183

Time elapsed: 233 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 125/183

Time elapsed: 238 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 130/183

Time elapsed: 243 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 135/183

Time elapsed: 248 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 140/183

Time elapsed: 253 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 145/183

Time elapsed: 258 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 150/183

Time elapsed: 263 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 155/183

Time elapsed: 268 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 160/183

Time elapsed: 273 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 165/183

Time elapsed: 278 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 170/183

Time elapsed: 283 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 175/183

Time elapsed: 288 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 180/183

Time elapsed: 293 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 87 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 298 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 78 (type EXCL)
lola: time limit : 183 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 87 (type EXCL)
lola: time limit : 3302 sec
lola: memory limit: 5 pages
lola: FINISHED task # 78 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 5/183

Time elapsed: 303 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 10/183

Time elapsed: 308 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 15/183

Time elapsed: 313 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
87 EXEG EXCL 20/183

Time elapsed: 318 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 87 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 323 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 75 (type EXCL)
lola: time limit : 192 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 5/192

Time elapsed: 328 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 10/192

Time elapsed: 333 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 15/192

Time elapsed: 338 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 20/192

Time elapsed: 343 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 25/192

Time elapsed: 348 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 30/192

Time elapsed: 353 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 35/192

Time elapsed: 358 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 40/192

Time elapsed: 363 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 45/192

Time elapsed: 368 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 50/192

Time elapsed: 373 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 55/192

Time elapsed: 378 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 60/192

Time elapsed: 383 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 65/192

Time elapsed: 388 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 70/192

Time elapsed: 393 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 75/192

Time elapsed: 398 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 80/192

Time elapsed: 403 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 85/192

Time elapsed: 408 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 90/192

Time elapsed: 413 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 75 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 418 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 72 (type EXCL)
lola: time limit : 198 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 5/198

Time elapsed: 423 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 10/198

Time elapsed: 428 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 15/198

Time elapsed: 433 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 20/198

Time elapsed: 438 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 25/198

Time elapsed: 443 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 30/198

Time elapsed: 448 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 35/198

Time elapsed: 453 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 40/198

Time elapsed: 458 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 45/198

Time elapsed: 463 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 50/198

Time elapsed: 468 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 55/198

Time elapsed: 473 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 60/198

Time elapsed: 478 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 65/198

Time elapsed: 483 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 70/198

Time elapsed: 488 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 75/198

Time elapsed: 493 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 80/198

Time elapsed: 498 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 85/198

Time elapsed: 503 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 72 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 508 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 69 (type EXCL)
lola: time limit : 206 sec
lola: memory limit: 32 pages
lola: FINISHED task # 69 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 67 (type EXCL)
lola: time limit : 220 sec
lola: memory limit: 32 pages
lola: FINISHED task # 67 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 63 (type EXCL)
lola: time limit : 237 sec
lola: memory limit: 32 pages
lola: FINISHED task # 63 (type EXCL)
lola: result : true
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 51 (type EXCL)
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 45 (type EXCL)
lola: time limit : 281 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 32 (type EXCL)
lola: time limit : 309 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 28 (type EXCL)
lola: time limit : 343 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 24 (type EXCL)
lola: time limit : 386 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 16 (type EXCL)
lola: time limit : 441 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 5/441

Time elapsed: 513 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 10/441

Time elapsed: 518 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 15/441

Time elapsed: 523 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 20/441

Time elapsed: 528 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 25/441

Time elapsed: 533 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 30/441

Time elapsed: 538 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 35/441

Time elapsed: 543 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 40/441

Time elapsed: 548 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 45/441

Time elapsed: 553 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 50/441

Time elapsed: 558 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 55/441

Time elapsed: 563 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 60/441

Time elapsed: 568 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 65/441

Time elapsed: 573 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 70/441

Time elapsed: 578 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 75/441

Time elapsed: 583 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 80/441

Time elapsed: 588 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 85/441

Time elapsed: 593 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 90/441

Time elapsed: 598 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 95/441

Time elapsed: 603 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 100/441

Time elapsed: 608 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 105/441

Time elapsed: 613 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 110/441

Time elapsed: 618 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 115/441

Time elapsed: 623 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 120/441

Time elapsed: 628 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 633 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL)
lola: time limit : 494 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 5/494

Time elapsed: 638 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 10/494

Time elapsed: 643 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 15/494

Time elapsed: 648 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 20/494

Time elapsed: 653 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 25/494

Time elapsed: 658 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 30/494

Time elapsed: 663 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 35/494

Time elapsed: 668 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 40/494

Time elapsed: 673 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 45/494

Time elapsed: 678 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 50/494

Time elapsed: 683 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 55/494

Time elapsed: 688 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 60/494

Time elapsed: 693 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 65/494

Time elapsed: 698 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 70/494

Time elapsed: 703 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 75/494

Time elapsed: 708 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 80/494

Time elapsed: 713 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 85/494

Time elapsed: 718 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 90/494

Time elapsed: 723 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 95/494

Time elapsed: 728 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 100/494

Time elapsed: 733 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 105/494

Time elapsed: 738 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 110/494

Time elapsed: 743 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 115/494

Time elapsed: 748 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 120/494

Time elapsed: 753 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 125/494

Time elapsed: 758 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 130/494

Time elapsed: 763 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 135/494

Time elapsed: 768 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 140/494

Time elapsed: 773 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 145/494

Time elapsed: 778 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 150/494

Time elapsed: 783 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 155/494

Time elapsed: 788 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 160/494

Time elapsed: 793 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 165/494

Time elapsed: 798 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 170/494

Time elapsed: 803 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 175/494

Time elapsed: 808 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 180/494

Time elapsed: 813 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 185/494

Time elapsed: 818 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 190/494

Time elapsed: 823 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 195/494

Time elapsed: 828 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 200/494

Time elapsed: 833 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 205/494

Time elapsed: 838 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 210/494

Time elapsed: 843 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 215/494

Time elapsed: 848 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 220/494

Time elapsed: 853 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 225/494

Time elapsed: 858 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 230/494

Time elapsed: 863 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 235/494

Time elapsed: 868 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 240/494

Time elapsed: 873 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 245/494

Time elapsed: 878 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 250/494

Time elapsed: 883 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 255/494

Time elapsed: 888 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 260/494

Time elapsed: 893 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 265/494

Time elapsed: 898 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 270/494

Time elapsed: 903 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 275/494

Time elapsed: 908 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 280/494

Time elapsed: 913 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 285/494

Time elapsed: 918 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 290/494

Time elapsed: 923 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 295/494

Time elapsed: 928 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 300/494

Time elapsed: 933 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 305/494

Time elapsed: 938 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 310/494

Time elapsed: 943 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 315/494

Time elapsed: 948 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 320/494

Time elapsed: 953 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 325/494

Time elapsed: 958 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 330/494

Time elapsed: 963 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 335/494

Time elapsed: 968 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 340/494

Time elapsed: 973 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 345/494

Time elapsed: 978 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 350/494

Time elapsed: 983 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 355/494

Time elapsed: 988 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 360/494

Time elapsed: 993 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 365/494

Time elapsed: 998 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 370/494

Time elapsed: 1003 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 375/494

Time elapsed: 1008 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 380/494

Time elapsed: 1013 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 385/494

Time elapsed: 1018 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 390/494

Time elapsed: 1023 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 395/494

Time elapsed: 1028 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 400/494

Time elapsed: 1033 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 405/494

Time elapsed: 1038 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 410/494

Time elapsed: 1043 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 415/494

Time elapsed: 1048 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 420/494

Time elapsed: 1053 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 425/494

Time elapsed: 1058 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 430/494

Time elapsed: 1063 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 435/494

Time elapsed: 1068 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 440/494

Time elapsed: 1073 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 445/494

Time elapsed: 1078 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 450/494

Time elapsed: 1083 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 455/494

Time elapsed: 1088 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 460/494

Time elapsed: 1093 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 465/494

Time elapsed: 1098 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 470/494

Time elapsed: 1103 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 475/494

Time elapsed: 1108 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 480/494

Time elapsed: 1113 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 485/494

Time elapsed: 1118 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 490/494

Time elapsed: 1123 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1128 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL)
lola: time limit : 494 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 13 (type EXCL)
lola: time limit : 2472 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 5/494
13 CTL EXCL 5/2472

Time elapsed: 1133 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 10/494
13 CTL EXCL 10/412

Time elapsed: 1138 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 15/494
13 CTL EXCL 15/412

Time elapsed: 1143 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 20/494
13 CTL EXCL 20/412

Time elapsed: 1148 secs. Pages
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 25/412

Time elapsed: 1153 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 30/494

Time elapsed: 1158 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 35/494

Time elapsed: 1163 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 40/494

Time elapsed: 1168 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 45/494

Time elapsed: 1173 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 50/494

Time elapsed: 1178 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 55/494

Time elapsed: 1183 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 60/494

Time elapsed: 1188 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 65/494

Time elapsed: 1193 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 70/494

Time elapsed: 1198 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 75/494

Time elapsed: 1203 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 80/494

Time elapsed: 1208 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 85/494

Time elapsed: 1213 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 90/494

Time elapsed: 1218 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 95/494

Time elapsed: 1223 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 100/494

Time elapsed: 1228 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 105/494

Time elapsed: 1233 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 110/494

Time elapsed: 1238 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 115/494

Time elapsed: 1243 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 120/494

Time elapsed: 1248 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 125/494

Time elapsed: 1253 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 130/494

Time elapsed: 1258 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 135/494

Time elapsed: 1263 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 140/494

Time elapsed: 1268 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 145/494

Time elapsed: 1273 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 150/494

Time elapsed: 1278 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 155/494

Time elapsed: 1283 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 160/494

Time elapsed: 1288 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 165/494

Time elapsed: 1293 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 170/494

Time elapsed: 1298 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 175/494

Time elapsed: 1303 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 180/494

Time elapsed: 1308 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 185/494

Time elapsed: 1313 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 190/494

Time elapsed: 1318 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 195/494

Time elapsed: 1323 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 200/494

Time elapsed: 1328 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1333 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL)
lola: time limit : 566 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 1 (type EXCL)
lola: time limit : 755 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 5/755

Time elapsed: 1338 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 10/755

Time elapsed: 1343 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 15/755

Time elapsed: 1348 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 20/755

Time elapsed: 1353 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 25/755

Time elapsed: 1358 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1363 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 90 (type EXCL)
lola: time limit : 1118 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 5/1118

Time elapsed: 1368 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 10/1118

Time elapsed: 1373 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 15/1118

Time elapsed: 1378 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 20/1118

Time elapsed: 1383 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 25/1118

Time elapsed: 1388 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 30/1118

Time elapsed: 1393 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 35/1118

Time elapsed: 1398 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 40/1118

Time elapsed: 1403 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 45/1118

Time elapsed: 1408 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 50/1118

Time elapsed: 1413 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 55/1118

Time elapsed: 1418 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 60/1118

Time elapsed: 1423 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 65/1118

Time elapsed: 1428 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 70/1118

Time elapsed: 1433 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 75/1118

Time elapsed: 1438 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 80/1118

Time elapsed: 1443 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 85/1118

Time elapsed: 1448 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 90/1118

Time elapsed: 1453 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 90 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1458 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL)
lola: time limit : 2142 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: Portfolio finished: no open

FINAL RESULTS
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-50-CTLFireability-00:
PermAdmissibility-COL-50-CTLFireability-01:
PermAdmissibility-COL-50-CTLFireability-02:
PermAdmissibility-COL-50-CTLFireability-03:
PermAdmissibility-COL-50-CTLFireability-04:
PermAdmissibility-COL-50-CTLFireability-05:
PermAdmissibility-COL-50-CTLFireability-06:
PermAdmissibility-COL-50-CTLFireability-07:
PermAdmissibility-COL-50-CTLFireability-08:
PermAdmissibility-COL-50-CTLFireability-09:
PermAdmissibility-COL-50-CTLFireability-10:
PermAdmissibility-COL-50-CTLFireability-11:
PermAdmissibility-COL-50-CTLFireability-12:
PermAdmissibility-COL-50-CTLFireability-13:
PermAdmissibility-COL-50-CTLFireability-14:
PermAdmissibility-COL-50-CTLFireability-15:

Time elapsed: 1458 secs. Pages
-167863537400498.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 ssh) ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... ================================================ examination is CTLFireability 0498 ========================== 01:18 CTLCardinality.txt 01:18 CTLCardinality.xml 01:17 CTLFireability.txt 01:17 CTLFireability.xml 11:40 GenericPropertiesDefinition.xml 11:40 GenericPropertiesVerdict.xml 16:31 LTLCardinality.txt 16:31 LTLCardinality.xml 16:31 LTLFireability.txt 16:31 LTLFireability.xml 01:20 ReachabilityCardinality.txt 01:20 ReachabilityCardinality.xml 01:19 ReachabilityFireability.txt 01:19 ReachabilityFireability.xml 16:31 UpperBounds.txt 16:31 UpperBounds.xml 18:23 equiv_pt 18:23 instance 18:23 iscolored 18:23 model.pnml by BenchKit (invocation template) result vector(from text file) reability-00 reability-01 reability-02 reability-03 reability-04 reability-05 reability-06 reability-07 reability-08 reability-09 reability-10 reability-11 reability-12 reability-13 reability-14 reability-15 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N its-tools with arguments : [-pnfolder, ., -examination, CTLFireability, --reduce-single, STATESPACE] pnml file : /home/mcc/execution/./model.pnml file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator). system properly. g4j/1.2/faq.html#noconfig for more info. fallBack plugin, rng conformance not checked time of PNML (colored model parsed with PNMLFW) : 753 ms 40 HL places and 16 HL transitions for a total of 208 PT places and 1024.0 transition bindings in 25 ms. in 25 ms. HLPN to a Petri net with 208 places and 1024 transitions 5984 arcs in 147 ms. 16 HLPN properties in 2 ms. 240 transitions. 192 transitions. to MCC of 16 properties in file ./CTLFireability.STATESPACE.xml took 103 ms. to PNML in file ./model.STATESPACE.pnml of net with 208 places, 592 transitions and 3456 arcs took 5 ms. ola/bin/ TLFireability FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT n/unfCTLFireability/model.pnml net /unfCTLFireability/model.pnml ution/unfCTLFireability/CTLCardinality.xml rite.k:322 rite.k:337 rite.k:296 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:96 rite.k:96 rite.k:121 rite.k:121 rite.k:478 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:250 rite.k:553 rite.k:317 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:317 rite.k:325 rite.k:331 rite.k:296 rite.k:296 rite.k:250 rite.k:250 rite.k:314 rite.k:325 rite.k:340 rite.k:299 rite.k:299 rite.k:314 rite.k:322 rite.k:328 rite.k:299 rite.k:314 rite.k:299 rite.k:325 rite.k:334 rite.k:296 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:325 rite.k:337 rite.k:317 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:317 rite.k:325 rite.k:331 rite.k:296 rite.k:317 rite.k:296 rite.k:322 rite.k:334 rite.k:299 rite.k:314 rite.k:296 rite.k:314 rite.k:325 rite.k:331 rite.k:314 rite.k:325 rite.k:328 rite.k:296 rite.k:322 rite.k:334 rite.k:296 rite.k:317 rite.k:322 rite.k:334 rite.k:296 rite.k:317 rite.k:296 rite.k:317 rite.k:296 rite.k:317 rite.k:296 rite.k:317 rite.k:296 rite.k:317 rite.k:296 rite.k:317 rite.k:296 rite.k:317 rite.k:296 rite.k:317 rite.k:296 rite.k:317 rite.k:296 rite.k:317 rite.k:296 rite.k:317 rite.k:296 rite.k:317 rite.k:296 rite.k:317 rite.k:296 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:472 rite.k:322 rite.k:331 rite.k:296 rite.k:322 rite.k:337 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:296 rite.k:550 rite.k:472 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:394 rite.k:472 rite.k:550 rite.k:550 rite.k:322 rite.k:328 rite.k:296 rite.k:322 rite.k:328 rite.k:296 rite.k:322 rite.k:328 rite.k:325 rite.k:331 rite.k:299 rite.k:451 rite.k:451 rite.k:250 rite.k:250 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:454 rite.k:547 rite.k:547 rite.k:547 rite.k:547 rite.k:547 rite.k:547 rite.k:391 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:547 rite.k:547 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:544 rite.k:400 rite.k:550 rite.k:550 rite.k:439 rite.k:322 rite.k:331 rite.k:296 rite.k:457 rite.k:478 rite.k:439 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:250 rite.k:250 places removed rite.k:810 rite.k:813 rite.k:807 rite.k:811 rite.k:807 rite.k:813 rite.k:807 rite.k:810 rite.k:815 for 3 PermAdmissibility-COL-50-CTLFireability-01 rite.k:812 rite.k:814 rite.k:807 rite.k:806 rite.k:813 rite.k:812 rite.k:813 rite.k:721 rite.k:787 rite.k:721 rite.k:787 rite.k:721 rite.k:787 for 53 PermAdmissibility-COL-50-CTLFireability-11 for 53 PermAdmissibility-COL-50-CTLFireability-11 for 53 PermAdmissibility-COL-50-CTLFireability-11 for PermAdmissibility-COL-50-CTLFireability-11 6 7 0.000000 1 rite.k:721 rite.k:787 rite.k:659 rite.k:661 rite.k:666 rite.k:659 rite.k:663 rite.k:668 rite.k:668 rite.k:668 rite.k:679 rite.k:679 for PermAdmissibility-COL-50-CTLFireability-11 49 1 0.000000 0 for PermAdmissibility-COL-50-CTLFireability-11 (obsolete) for PermAdmissibility-COL-50-CTLFireability-11 rite.k:812 rite.k:814 rite.k:806 rite.k:806 rite.k:809 rite.k:806 rite.k:807 rite.k:812 rite.k:807 rite.k:810 rite.k:810 rite.k:808 rite.k:811 rite.k:812 rite.k:812 rite.k:812 rite.k:806 rite.k:811 rite.k:809 rite.k:807 rite.k:754 rite.k:787 rite.k:806 rite.k:808 rite.k:812 rite.k:812 rite.k:806 rite.k:808 rite.k:806 rite.k:806 rite.k:806 rite.k:806 rite.k:806 rite.k:806 rite.k:808 rite.k:808 rite.k:812 rite.k:811 rite.k:726 rite.k:787 rite.k:808 rite.k:807 rite.k:813 rite.k:808 rite.k:808 rite.k:806 rite.k:813 rite.k:814 rite.k:813 rite.k:806 rite.k:813 rite.k:811 rite.k:810 rite.k:812 rite.k:808 rite.k:809 rite.k:807 rite.k:811 rite.k:812 rite.k:721 rite.k:787 rite.k:807 rite.k:812 rite.k:813 rite.k:812 rite.k:812 rite.k:812 rite.k:809 rite.k:806 rite.k:807 rite.k:814 rite.k:813 rite.k:806 rite.k:812 rite.k:812 rite.k:806 rite.k:813 rite.k:806 rite.k:806 rite.k:808 rite.k:721 rite.k:787 rite.k:721 rite.k:787 for 21 PermAdmissibility-COL-50-CTLFireability-07 for 21 PermAdmissibility-COL-50-CTLFireability-07 for 21 PermAdmissibility-COL-50-CTLFireability-07 rite.k:813 rite.k:811 rite.k:814 for PermAdmissibility-COL-50-CTLFireability-07 16 15 0.000000 1 for PermAdmissibility-COL-50-CTLFireability-07 (obsolete) for PermAdmissibility-COL-50-CTLFireability-07 (obsolete) for PermAdmissibility-COL-50-CTLFireability-07 89 1 0.000000 0 rite.k:721 rite.k:787 rite.k:812 rite.k:813 rite.k:807 rite.k:809 rite.k:807 rite.k:811 rite.k:810 rite.k:810 rite.k:812 rite.k:813 rite.k:812 rite.k:811 rite.k:807 rite.k:807 rite.k:806 rite.k:812 rite.k:808 rite.k:813 rite.k:813 rite.k:812 rite.k:809 ecution/unfCTLFireability/CTLCardinality-91.sara. is non-deterministic VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 8 0 0 3 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-50-CTLFireability-01 386010 m, 77202 m/sec, 1844194 t fired, . VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 8 0 0 3 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-50-CTLFireability-01 825484 m, 87894 m/sec, 4218728 t fired, . for PermAdmissibility-COL-50-CTLFireability-07 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-50-CTLFireability-01 1243355 m, 83574 m/sec, 6726613 t fired, . VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-50-CTLFireability-01 1680904 m, 87509 m/sec, 9114941 t fired, . VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-50-CTLFireability-01 2067642 m, 77347 m/sec, 11604904 t fired, . VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-50-CTLFireability-01 2465291 m, 79529 m/sec, 14070974 t fired, . VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-COL-50-CTLFireability-01 2873919 m, 81725 m/sec, 16419858 t fired, . VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-COL-50-CTLFireability-01 3294811 m, 84178 m/sec, 18832589 t fired, . VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-COL-50-CTLFireability-01 3669865 m, 75010 m/sec, 21265343 t fired, . VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-COL-50-CTLFireability-01 4004119 m, 66850 m/sec, 23588826 t fired, . VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 PermAdmissibility-COL-50-CTLFireability-01 4363290 m, 71834 m/sec, 26006211 t fired, . VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-COL-50-CTLFireability-01 4761158 m, 79573 m/sec, 28281620 t fired, . VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-COL-50-CTLFireability-01 5142698 m, 76308 m/sec, 30570433 t fired, . VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-COL-50-CTLFireability-01 5518280 m, 75116 m/sec, 32901308 t fired, . VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-COL-50-CTLFireability-01 5923859 m, 81115 m/sec, 35284214 t fired, . VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 PermAdmissibility-COL-50-CTLFireability-01 6245265 m, 64281 m/sec, 37384288 t fired, . in use: 30 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 PermAdmissibility-COL-50-CTLFireability-01 6550431 m, 61033 m/sec, 39656311 t fired, . in use: 31 for PermAdmissibility-COL-50-CTLFireability-01 (memory limit exceeded) VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 18 PermAdmissibility-COL-50-CTLFireability-06 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-50-CTLFireability-06 195656 m, 39131 m/sec, 923775 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-50-CTLFireability-06 394822 m, 39833 m/sec, 1963634 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-50-CTLFireability-06 589044 m, 38844 m/sec, 3024342 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-50-CTLFireability-06 782245 m, 38640 m/sec, 4084704 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-50-CTLFireability-06 977186 m, 38988 m/sec, 5173020 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-50-CTLFireability-06 1170062 m, 38575 m/sec, 6263688 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-50-CTLFireability-06 1362004 m, 38388 m/sec, 7366243 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-50-CTLFireability-06 1556169 m, 38833 m/sec, 8438599 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-50-CTLFireability-06 1758911 m, 40548 m/sec, 9456321 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-50-CTLFireability-06 1953915 m, 39000 m/sec, 10502338 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-50-CTLFireability-06 2148905 m, 38998 m/sec, 11550547 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-50-CTLFireability-06 2337106 m, 37640 m/sec, 12620011 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-50-CTLFireability-06 2527108 m, 38000 m/sec, 13677235 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-COL-50-CTLFireability-06 2717561 m, 38090 m/sec, 14745040 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-COL-50-CTLFireability-06 2900640 m, 36615 m/sec, 15831542 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-COL-50-CTLFireability-06 3092548 m, 38381 m/sec, 16919796 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-COL-50-CTLFireability-06 3277141 m, 36918 m/sec, 18046421 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-COL-50-CTLFireability-06 3460891 m, 36750 m/sec, 19189235 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-COL-50-CTLFireability-06 3640270 m, 35875 m/sec, 20341560 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-COL-50-CTLFireability-06 3815383 m, 35022 m/sec, 21506821 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-COL-50-CTLFireability-06 3989084 m, 34740 m/sec, 22669512 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-COL-50-CTLFireability-06 4165504 m, 35284 m/sec, 23828978 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-COL-50-CTLFireability-06 4334404 m, 33780 m/sec, 25004228 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-COL-50-CTLFireability-06 4518899 m, 36899 m/sec, 26130523 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 PermAdmissibility-COL-50-CTLFireability-06 4708014 m, 37823 m/sec, 27239265 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-COL-50-CTLFireability-06 4897715 m, 37940 m/sec, 28321297 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-COL-50-CTLFireability-06 5083228 m, 37102 m/sec, 29409023 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-COL-50-CTLFireability-06 5263185 m, 35991 m/sec, 30540078 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 PermAdmissibility-COL-50-CTLFireability-06 5433532 m, 34069 m/sec, 31716987 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-COL-50-CTLFireability-06 5606460 m, 34585 m/sec, 32881090 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-COL-50-CTLFireability-06 5788093 m, 36326 m/sec, 34012755 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-COL-50-CTLFireability-06 5980006 m, 38382 m/sec, 35122796 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-COL-50-CTLFireability-06 6170748 m, 38148 m/sec, 36219436 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-COL-50-CTLFireability-06 6357969 m, 37444 m/sec, 37308689 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 PermAdmissibility-COL-50-CTLFireability-06 6539768 m, 36359 m/sec, 38430814 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 PermAdmissibility-COL-50-CTLFireability-06 6711574 m, 34361 m/sec, 39605061 t fired, . in use: 32 for PermAdmissibility-COL-50-CTLFireability-06 (local timeout) VALUE PRODUCED BY CONJ false findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 1 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 77 PermAdmissibility-COL-50-CTLFireability-15 for 18 PermAdmissibility-COL-50-CTLFireability-06 for PermAdmissibility-COL-50-CTLFireability-15 394 403 0.000000 1 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-COL-50-CTLFireability-06 196856 m, -1302943 m/sec, 929879 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-COL-50-CTLFireability-06 401521 m, 40933 m/sec, 2000473 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-COL-50-CTLFireability-06 601371 m, 39970 m/sec, 3094126 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-COL-50-CTLFireability-06 799558 m, 39637 m/sec, 4190264 t fired, . in use: 32 for PermAdmissibility-COL-50-CTLFireability-06 (memory limit exceeded) VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 74 PermAdmissibility-COL-50-CTLFireability-14 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-50-CTLFireability-14 444217 m, 88843 m/sec, 2876816 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-50-CTLFireability-14 853072 m, 81771 m/sec, 5838857 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-50-CTLFireability-14 1246604 m, 78706 m/sec, 8627341 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-50-CTLFireability-14 1618668 m, 74412 m/sec, 11557710 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-50-CTLFireability-14 2012294 m, 78725 m/sec, 14417061 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-50-CTLFireability-14 2405060 m, 78553 m/sec, 17304053 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-COL-50-CTLFireability-14 2755439 m, 70075 m/sec, 20184424 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-COL-50-CTLFireability-14 3108615 m, 70635 m/sec, 23056629 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-COL-50-CTLFireability-14 3503763 m, 79029 m/sec, 25882215 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-COL-50-CTLFireability-14 3859717 m, 71190 m/sec, 28697083 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 PermAdmissibility-COL-50-CTLFireability-14 4248886 m, 77833 m/sec, 31552937 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-COL-50-CTLFireability-14 4600600 m, 70342 m/sec, 34369880 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 PermAdmissibility-COL-50-CTLFireability-14 4931770 m, 66234 m/sec, 37166850 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-COL-50-CTLFireability-14 5265540 m, 66754 m/sec, 40038322 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-COL-50-CTLFireability-14 5597124 m, 66316 m/sec, 42839417 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 PermAdmissibility-COL-50-CTLFireability-14 5963613 m, 73297 m/sec, 45650406 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 PermAdmissibility-COL-50-CTLFireability-14 6333508 m, 73979 m/sec, 48431013 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 PermAdmissibility-COL-50-CTLFireability-14 6682863 m, 69871 m/sec, 51191481 t fired, . in use: 32 for PermAdmissibility-COL-50-CTLFireability-14 (memory limit exceeded) VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 71 PermAdmissibility-COL-50-CTLFireability-13 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-50-CTLFireability-13 460826 m, 92165 m/sec, 2294892 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-50-CTLFireability-13 900438 m, 87922 m/sec, 4758128 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-50-CTLFireability-13 1319890 m, 83890 m/sec, 7247929 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-50-CTLFireability-13 1712538 m, 78529 m/sec, 9649717 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-50-CTLFireability-13 2125683 m, 82629 m/sec, 12133646 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-50-CTLFireability-13 2510367 m, 76936 m/sec, 14508080 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-COL-50-CTLFireability-13 2870091 m, 71944 m/sec, 16946014 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-COL-50-CTLFireability-13 3248290 m, 75639 m/sec, 19337345 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-COL-50-CTLFireability-13 3639839 m, 78309 m/sec, 21652333 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-COL-50-CTLFireability-13 4027114 m, 77455 m/sec, 24188905 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 PermAdmissibility-COL-50-CTLFireability-13 4420170 m, 78611 m/sec, 26605186 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-COL-50-CTLFireability-13 4776492 m, 71264 m/sec, 29058402 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-COL-50-CTLFireability-13 5127617 m, 70225 m/sec, 31600560 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-COL-50-CTLFireability-13 5485179 m, 71512 m/sec, 34079953 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-COL-50-CTLFireability-13 5870951 m, 77154 m/sec, 36543161 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 PermAdmissibility-COL-50-CTLFireability-13 6258280 m, 77465 m/sec, 38939682 t fired, . in use: 32 VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 PermAdmissibility-COL-50-CTLFireability-13 6619700 m, 72284 m/sec, 41376970 t fired, . in use: 32 for PermAdmissibility-COL-50-CTLFireability-13 (memory limit exceeded) VALUE PRODUCED BY CONJ false findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 4 0 0 9 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 60 PermAdmissibility-COL-50-CTLFireability-12 for PermAdmissibility-COL-50-CTLFireability-12 32 31 0.000000 1 for 60 PermAdmissibility-COL-50-CTLFireability-12 for PermAdmissibility-COL-50-CTLFireability-12 2880 2879 0.000000 1 for 60 PermAdmissibility-COL-50-CTLFireability-12 for PermAdmissibility-COL-50-CTLFireability-12 0.000000 1 for 50 PermAdmissibility-COL-50-CTLFireability-10 for PermAdmissibility-COL-50-CTLFireability-10 801 1994 0.000000 1 for 44 PermAdmissibility-COL-50-CTLFireability-08 for PermAdmissibility-COL-50-CTLFireability-08 801 1700 0.000000 1 for 21 PermAdmissibility-COL-50-CTLFireability-07 for PermAdmissibility-COL-50-CTLFireability-07 16 15 0.000000 1 for 21 PermAdmissibility-COL-50-CTLFireability-07 for PermAdmissibility-COL-50-CTLFireability-07 1060 1062 0.000000 1 for 21 PermAdmissibility-COL-50-CTLFireability-07 for PermAdmissibility-COL-50-CTLFireability-07 1064 1066 0.000000 1 for 15 PermAdmissibility-COL-50-CTLFireability-05 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-50-CTLFireability-05 292735 m, 58547 m/sec, 2316755 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-50-CTLFireability-05 595695 m, 60592 m/sec, 4903038 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-50-CTLFireability-05 882282 m, 57317 m/sec, 7490861 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-50-CTLFireability-05 1179170 m, 59377 m/sec, 10070675 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-50-CTLFireability-05 1451051 m, 54376 m/sec, 12700400 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-50-CTLFireability-05 1729433 m, 55676 m/sec, 15264549 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-50-CTLFireability-05 2011248 m, 56363 m/sec, 17810177 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-50-CTLFireability-05 2301643 m, 58079 m/sec, 20378835 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-COL-50-CTLFireability-05 2568281 m, 53327 m/sec, 22970134 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-COL-50-CTLFireability-05 2826855 m, 51714 m/sec, 25590690 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-COL-50-CTLFireability-05 3087560 m, 52141 m/sec, 28153617 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-COL-50-CTLFireability-05 3364366 m, 55361 m/sec, 30664883 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-COL-50-CTLFireability-05 3643909 m, 55908 m/sec, 33174933 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-COL-50-CTLFireability-05 3903893 m, 51996 m/sec, 35724215 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-COL-50-CTLFireability-05 4185604 m, 56342 m/sec, 38278046 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-COL-50-CTLFireability-05 4463463 m, 55571 m/sec, 40828610 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-COL-50-CTLFireability-05 4718949 m, 51097 m/sec, 43394706 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 PermAdmissibility-COL-50-CTLFireability-05 4966763 m, 49562 m/sec, 45943739 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-COL-50-CTLFireability-05 5221295 m, 50906 m/sec, 48545035 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-COL-50-CTLFireability-05 5472565 m, 50254 m/sec, 51092287 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-COL-50-CTLFireability-05 5718846 m, 49256 m/sec, 53643870 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 PermAdmissibility-COL-50-CTLFireability-05 5994309 m, 55092 m/sec, 56145912 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 PermAdmissibility-COL-50-CTLFireability-05 6260873 m, 53312 m/sec, 58634043 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 PermAdmissibility-COL-50-CTLFireability-05 6522160 m, 52257 m/sec, 61167137 t fired, . in use: 32 for PermAdmissibility-COL-50-CTLFireability-05 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 12 PermAdmissibility-COL-50-CTLFireability-04 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-COL-50-CTLFireability-04 26283 m, 5256 m/sec, 55095 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-COL-50-CTLFireability-04 52313 m, 5206 m/sec, 109477 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-COL-50-CTLFireability-04 77855 m, 5108 m/sec, 163270 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-COL-50-CTLFireability-04 104632 m, 5355 m/sec, 221271 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-COL-50-CTLFireability-04 129776 m, 5028 m/sec, 273803 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-COL-50-CTLFireability-04 155056 m, 5056 m/sec, 327662 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-COL-50-CTLFireability-04 180097 m, 5008 m/sec, 380524 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-50-CTLFireability-04 204749 m, 4930 m/sec, 432627 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-50-CTLFireability-04 228369 m, 4724 m/sec, 483008 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-50-CTLFireability-04 252002 m, 4726 m/sec, 533823 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-50-CTLFireability-04 278734 m, 5346 m/sec, 590480 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-50-CTLFireability-04 303633 m, 4979 m/sec, 643353 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-50-CTLFireability-04 327894 m, 4852 m/sec, 694678 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-50-CTLFireability-04 351599 m, 4741 m/sec, 744969 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-50-CTLFireability-04 376739 m, 5028 m/sec, 798573 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-50-CTLFireability-04 402040 m, 5060 m/sec, 852223 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-50-CTLFireability-04 426592 m, 4910 m/sec, 903642 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-50-CTLFireability-04 450999 m, 4881 m/sec, 955488 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-50-CTLFireability-04 474295 m, 4659 m/sec, 1004685 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-50-CTLFireability-04 496897 m, 4520 m/sec, 1052624 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-50-CTLFireability-04 522045 m, 5029 m/sec, 1106391 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-50-CTLFireability-04 545576 m, 4706 m/sec, 1156475 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-50-CTLFireability-04 570503 m, 4985 m/sec, 1208637 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-50-CTLFireability-04 594669 m, 4833 m/sec, 1260039 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-50-CTLFireability-04 617619 m, 4590 m/sec, 1308364 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-50-CTLFireability-04 640459 m, 4568 m/sec, 1356630 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-50-CTLFireability-04 661924 m, 4293 m/sec, 1402316 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-50-CTLFireability-04 685721 m, 4759 m/sec, 1452756 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-50-CTLFireability-04 710596 m, 4975 m/sec, 1506026 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-50-CTLFireability-04 733742 m, 4629 m/sec, 1554701 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-50-CTLFireability-04 755429 m, 4337 m/sec, 1600429 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-50-CTLFireability-04 777469 m, 4408 m/sec, 1647317 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-50-CTLFireability-04 802843 m, 5074 m/sec, 1700984 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-50-CTLFireability-04 827234 m, 4878 m/sec, 1752787 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-50-CTLFireability-04 850499 m, 4653 m/sec, 1802498 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-50-CTLFireability-04 876380 m, 5176 m/sec, 1858787 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-50-CTLFireability-04 902068 m, 5137 m/sec, 1914123 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-50-CTLFireability-04 927521 m, 5090 m/sec, 1969167 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-50-CTLFireability-04 952457 m, 4987 m/sec, 2022991 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-50-CTLFireability-04 975261 m, 4560 m/sec, 2071378 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-50-CTLFireability-04 1000230 m, 4993 m/sec, 2125373 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-50-CTLFireability-04 1024311 m, 4816 m/sec, 2176891 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-50-CTLFireability-04 1046284 m, 4394 m/sec, 2223578 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-50-CTLFireability-04 1069907 m, 4724 m/sec, 2274558 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-50-CTLFireability-04 1094029 m, 4824 m/sec, 2326358 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-50-CTLFireability-04 1116591 m, 4512 m/sec, 2374818 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-50-CTLFireability-04 1139768 m, 4635 m/sec, 2423661 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-50-CTLFireability-04 1162575 m, 4561 m/sec, 2472218 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-50-CTLFireability-04 1187122 m, 4909 m/sec, 2525146 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-50-CTLFireability-04 1213412 m, 5258 m/sec, 2582199 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-50-CTLFireability-04 1237573 m, 4832 m/sec, 2634235 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-50-CTLFireability-04 1262028 m, 4891 m/sec, 2686929 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-50-CTLFireability-04 1283885 m, 4371 m/sec, 2733533 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-50-CTLFireability-04 1308810 m, 4985 m/sec, 2787591 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-50-CTLFireability-04 1329831 m, 4204 m/sec, 2832158 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-50-CTLFireability-04 1353172 m, 4668 m/sec, 2882456 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-50-CTLFireability-04 1375459 m, 4457 m/sec, 2930343 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-50-CTLFireability-04 1399996 m, 4907 m/sec, 2983114 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-50-CTLFireability-04 1424171 m, 4835 m/sec, 3035302 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-50-CTLFireability-04 1449279 m, 5021 m/sec, 3090286 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-50-CTLFireability-04 1474049 m, 4954 m/sec, 3144135 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-50-CTLFireability-04 1498788 m, 4947 m/sec, 3197966 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-50-CTLFireability-04 1522590 m, 4760 m/sec, 3249758 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-50-CTLFireability-04 1545628 m, 4607 m/sec, 3299384 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-50-CTLFireability-04 1569220 m, 4718 m/sec, 3350906 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-50-CTLFireability-04 1591830 m, 4522 m/sec, 3399850 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-50-CTLFireability-04 1618524 m, 5338 m/sec, 3459105 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-50-CTLFireability-04 1643806 m, 5056 m/sec, 3516307 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-50-CTLFireability-04 1669266 m, 5092 m/sec, 3573472 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-50-CTLFireability-04 1694141 m, 4975 m/sec, 3629315 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-50-CTLFireability-04 1718222 m, 4816 m/sec, 3683364 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-50-CTLFireability-04 1742871 m, 4929 m/sec, 3736908 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-50-CTLFireability-04 1767407 m, 4907 m/sec, 3788482 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-50-CTLFireability-04 1791906 m, 4899 m/sec, 3841030 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-50-CTLFireability-04 1814460 m, 4510 m/sec, 3888555 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-50-CTLFireability-04 1838462 m, 4800 m/sec, 3940049 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-50-CTLFireability-04 1861688 m, 4645 m/sec, 3989485 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-50-CTLFireability-04 1884641 m, 4590 m/sec, 4038355 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-50-CTLFireability-04 1908133 m, 4698 m/sec, 4088019 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-50-CTLFireability-04 1930020 m, 4377 m/sec, 4134554 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-50-CTLFireability-04 1953131 m, 4622 m/sec, 4183917 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-50-CTLFireability-04 1975933 m, 4560 m/sec, 4231894 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-50-CTLFireability-04 1997204 m, 4254 m/sec, 4277132 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-50-CTLFireability-04 2019584 m, 4476 m/sec, 4324874 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-50-CTLFireability-04 2041107 m, 4304 m/sec, 4370333 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-50-CTLFireability-04 2063677 m, 4514 m/sec, 4418529 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-50-CTLFireability-04 2088394 m, 4943 m/sec, 4471976 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-50-CTLFireability-04 2112898 m, 4900 m/sec, 4525080 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-50-CTLFireability-04 2136595 m, 4739 m/sec, 4576214 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-50-CTLFireability-04 2159641 m, 4609 m/sec, 4625937 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-50-CTLFireability-04 2182129 m, 4497 m/sec, 4673869 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-50-CTLFireability-04 2204958 m, 4565 m/sec, 4722997 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-50-CTLFireability-04 2228327 m, 4673 m/sec, 4773443 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-50-CTLFireability-04 2250854 m, 4505 m/sec, 4821899 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-50-CTLFireability-04 2273269 m, 4483 m/sec, 4870111 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-50-CTLFireability-04 2295130 m, 4372 m/sec, 4917339 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-50-CTLFireability-04 2316833 m, 4340 m/sec, 4963963 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-50-CTLFireability-04 2340913 m, 4816 m/sec, 5016252 t fired, . in use: 32 for PermAdmissibility-COL-50-CTLFireability-04 (local timeout) VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 1 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 9 PermAdmissibility-COL-50-CTLFireability-03 for 12 PermAdmissibility-COL-50-CTLFireability-04 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-50-CTLFireability-03 1310956 m, 262191 m/sec, 1971906 t fired, . 1/5 PermAdmissibility-COL-50-CTLFireability-04 27851 m, -462612 m/sec, 58356 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-COL-50-CTLFireability-03 2616128 m, 261034 m/sec, 4032956 t fired, . 1/5 PermAdmissibility-COL-50-CTLFireability-04 53888 m, 5207 m/sec, 112818 t fired, . in use: 32 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-COL-50-CTLFireability-03 3891264 m, 255027 m/sec, 6091423 t fired, . 1/5 PermAdmissibility-COL-50-CTLFireability-04 79265 m, 5075 m/sec, 166266 t fired, . in use: 35 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 PermAdmissibility-COL-50-CTLFireability-03 5157367 m, 253220 m/sec, 8144024 t fired, . 1/5 PermAdmissibility-COL-50-CTLFireability-04 105821 m, 5311 m/sec, 223773 t fired, . in use: 42 for PermAdmissibility-COL-50-CTLFireability-03 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/5 PermAdmissibility-COL-50-CTLFireability-04 130713 m, 4978 m/sec, 275802 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/5 PermAdmissibility-COL-50-CTLFireability-04 155964 m, 5050 m/sec, 329728 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/5 PermAdmissibility-COL-50-CTLFireability-04 180907 m, 4988 m/sec, 382197 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-COL-50-CTLFireability-04 205951 m, 5008 m/sec, 435200 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-COL-50-CTLFireability-04 229788 m, 4767 m/sec, 486005 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-COL-50-CTLFireability-04 254097 m, 4861 m/sec, 538480 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-COL-50-CTLFireability-04 280293 m, 5239 m/sec, 593733 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-COL-50-CTLFireability-04 305366 m, 5014 m/sec, 646999 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-COL-50-CTLFireability-04 329885 m, 4903 m/sec, 698979 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-COL-50-CTLFireability-04 353331 m, 4689 m/sec, 748601 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-COL-50-CTLFireability-04 378695 m, 5072 m/sec, 802667 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-COL-50-CTLFireability-04 404392 m, 5139 m/sec, 857104 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-COL-50-CTLFireability-04 428950 m, 4911 m/sec, 908654 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-COL-50-CTLFireability-04 453251 m, 4860 m/sec, 960233 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-COL-50-CTLFireability-04 476594 m, 4668 m/sec, 1009544 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-COL-50-CTLFireability-04 499166 m, 4514 m/sec, 1057422 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-COL-50-CTLFireability-04 524698 m, 5106 m/sec, 1112106 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-COL-50-CTLFireability-04 548381 m, 4736 m/sec, 1162406 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-COL-50-CTLFireability-04 573264 m, 4976 m/sec, 1214457 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-COL-50-CTLFireability-04 597474 m, 4842 m/sec, 1266023 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-COL-50-CTLFireability-04 620156 m, 4536 m/sec, 1313986 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-COL-50-CTLFireability-04 643157 m, 4600 m/sec, 1362496 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-COL-50-CTLFireability-04 665038 m, 4376 m/sec, 1409123 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-COL-50-CTLFireability-04 688633 m, 4719 m/sec, 1458928 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-COL-50-CTLFireability-04 713618 m, 4997 m/sec, 1512298 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-COL-50-CTLFireability-04 736562 m, 4588 m/sec, 1560583 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-COL-50-CTLFireability-04 758202 m, 4328 m/sec, 1606328 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-COL-50-CTLFireability-04 780806 m, 4520 m/sec, 1654403 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-COL-50-CTLFireability-04 806276 m, 5094 m/sec, 1708203 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-COL-50-CTLFireability-04 830864 m, 4917 m/sec, 1760755 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-COL-50-CTLFireability-04 854018 m, 4630 m/sec, 1809930 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-COL-50-CTLFireability-04 880707 m, 5337 m/sec, 1868211 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-COL-50-CTLFireability-04 905485 m, 4955 m/sec, 1921453 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-COL-50-CTLFireability-04 931004 m, 5103 m/sec, 1976527 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-COL-50-CTLFireability-04 956158 m, 5030 m/sec, 2030744 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-COL-50-CTLFireability-04 978659 m, 4500 m/sec, 2078530 t fired, . in use: 45 for PermAdmissibility-COL-50-CTLFireability-04 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 45 for 6 PermAdmissibility-COL-50-CTLFireability-02 for PermAdmissibility-COL-50-CTLFireability-02 509 1527 0.000000 1 for 0 PermAdmissibility-COL-50-CTLFireability-00 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-50-CTLFireability-00 1107626 m, 221525 m/sec, 3241993 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-50-CTLFireability-00 2223456 m, 223166 m/sec, 6646681 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-COL-50-CTLFireability-00 3320691 m, 219447 m/sec, 10024782 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-COL-50-CTLFireability-00 4394638 m, 214789 m/sec, 13346683 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 PermAdmissibility-COL-50-CTLFireability-00 5469267 m, 214925 m/sec, 16691561 t fired, . in use: 45 for PermAdmissibility-COL-50-CTLFireability-00 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 45 for 21 PermAdmissibility-COL-50-CTLFireability-07 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-50-CTLFireability-07 459892 m, 91978 m/sec, 2990082 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-50-CTLFireability-07 902186 m, 88458 m/sec, 6145462 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-50-CTLFireability-07 1326667 m, 84896 m/sec, 9267482 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-50-CTLFireability-07 1732281 m, 81122 m/sec, 12378180 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-50-CTLFireability-07 2153439 m, 84231 m/sec, 15443896 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-50-CTLFireability-07 2552785 m, 79869 m/sec, 18515047 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-COL-50-CTLFireability-07 2928462 m, 75135 m/sec, 21600818 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-COL-50-CTLFireability-07 3324717 m, 79251 m/sec, 24648671 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-COL-50-CTLFireability-07 3736462 m, 82349 m/sec, 27652974 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-COL-50-CTLFireability-07 4127785 m, 78264 m/sec, 30699469 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-COL-50-CTLFireability-07 4522538 m, 78950 m/sec, 33734370 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-COL-50-CTLFireability-07 4880635 m, 71619 m/sec, 36721912 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-COL-50-CTLFireability-07 5237649 m, 71402 m/sec, 39783025 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-COL-50-CTLFireability-07 5591732 m, 70816 m/sec, 42792479 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-COL-50-CTLFireability-07 5983433 m, 78340 m/sec, 45797975 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-COL-50-CTLFireability-07 6378839 m, 79081 m/sec, 48773765 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 PermAdmissibility-COL-50-CTLFireability-07 6751093 m, 74450 m/sec, 51738883 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 PermAdmissibility-COL-50-CTLFireability-07 7116497 m, 73080 m/sec, 54683151 t fired, . in use: 45 for PermAdmissibility-COL-50-CTLFireability-07 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 45 for 47 PermAdmissibility-COL-50-CTLFireability-09 for PermAdmissibility-COL-50-CTLFireability-09 801 1652 0.000000 1 tasks 16 VALUE PRODUCED BY CTL unknown AGGR CTL unknown AGGR CTL true CTL model checker CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR AXAF unknown AGGR CONJ unknown CONJ CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker CONJ false findpath CONJ true CONJ CTL unknown AGGR CTL unknown AGGR CTL false CTL model checker in use: 45

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-COL-50"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is PermAdmissibility-COL-50, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r262-smll-167863537400498"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-COL-50.tgz
mv PermAdmissibility-COL-50 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;