About the Execution of LoLA for PermAdmissibility-COL-10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 8580.243 | 3600000.00 | 948504.00 | 10151.50 | ?FTFFF?????T?F?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r262-smll-167863537400484.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is PermAdmissibility-COL-10, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r262-smll-167863537400484
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 512K
-rw-r--r-- 1 mcc users 6.2K Feb 26 01:21 CTLCardinality.txt
-rw-r--r-- 1 mcc users 61K Feb 26 01:21 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 01:20 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 26 01:20 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.1K Feb 25 16:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 30K Feb 25 16:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 01:28 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 115K Feb 26 01:28 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 01:27 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 101K Feb 26 01:27 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 37K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PermAdmissibility-COL-10-LTLFireability-00
FORMULA_NAME PermAdmissibility-COL-10-LTLFireability-01
FORMULA_NAME PermAdmissibility-COL-10-LTLFireability-02
FORMULA_NAME PermAdmissibility-COL-10-LTLFireability-03
FORMULA_NAME PermAdmissibility-COL-10-LTLFireability-04
FORMULA_NAME PermAdmissibility-COL-10-LTLFireability-05
FORMULA_NAME PermAdmissibility-COL-10-LTLFireability-06
FORMULA_NAME PermAdmissibility-COL-10-LTLFireability-07
FORMULA_NAME PermAdmissibility-COL-10-LTLFireability-08
FORMULA_NAME PermAdmissibility-COL-10-LTLFireability-09
FORMULA_NAME PermAdmissibility-COL-10-LTLFireability-10
FORMULA_NAME PermAdmissibility-COL-10-LTLFireability-11
FORMULA_NAME PermAdmissibility-COL-10-LTLFireability-12
FORMULA_NAME PermAdmissibility-COL-10-LTLFireability-13
FORMULA_NAME PermAdmissibility-COL-10-LTLFireability-14
FORMULA_NAME PermAdmissibility-COL-10-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1678918308180
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PermAdmissibility-COL-10
Not applying reductions.
Model is COL
LTLFireability PT
[2023-03-15 22:11:51] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, LTLFireability, --reduce-single, STATESPACE]
[2023-03-15 22:11:51] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-15 22:11:51] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-15 22:11:52] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-15 22:11:52] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 878 ms
[2023-03-15 22:11:52] [INFO ] Imported 40 HL places and 16 HL transitions for a total of 208 PT places and 1024.0 transition bindings in 23 ms.
Parsed 16 properties from file ./LTLFireability.xml in 13 ms.
[2023-03-15 22:11:52] [INFO ] Unfolded HLPN to a Petri net with 208 places and 1024 transitions 5984 arcs in 52 ms.
[2023-03-15 22:11:52] [INFO ] Unfolded 16 HLPN properties in 1 ms.
Initial state reduction rules removed 1 formulas.
Reduce places removed 0 places and 240 transitions.
Reduce places removed 0 places and 192 transitions.
[2023-03-15 22:11:52] [INFO ] Export to MCC of 16 properties in file ./LTLFireability.STATESPACE.xml took 66 ms.
[2023-03-15 22:11:52] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 208 places, 592 transitions and 3456 arcs took 6 ms.
Total runtime 1347 ms.
starting LoLA
BK_INPUT PermAdmissibility-COL-10
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfLTLFireability
LTLCardinality
FORMULA PermAdmissibility-COL-10-LTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-10-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-10-LTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-10-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-10-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-10-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-10-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393232 kB
MemFree: 7583932 kB
After kill :
MemTotal: 16393232 kB
MemFree: 16114120 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfLTLFireability/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfLTLFireability/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfLTLFireability/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:527
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:424
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,40 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 7 (type EXCL) for 6 PermAdmissibility-COL-10-LTLFireability-02
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for PermAdmissibility-COL-10-LTLFireability-02
lola: result : true
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 1 (type EXCL) for 0 PermAdmissibility-COL-10-LTLFireability-00
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 10 (type CNST) for 9 PermAdmissibility-COL-10-LTLFireability-03
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 10 (type CNST) for PermAdmissibility-COL-10-LTLFireability-03
lola: result : false
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 5/256 1/32 PermAdmissibility-COL-10-LTLFireability-00 85079 m, 17015 m/sec, 1504125 t fired, .
Time elapsed: 13 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 10/256 2/32 PermAdmissibility-COL-10-LTLFireability-00 164200 m, 15824 m/sec, 3307357 t fired, .
Time elapsed: 18 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 15/256 2/32 PermAdmissibility-COL-10-LTLFireability-00 243359 m, 15831 m/sec, 5033146 t fired, .
Time elapsed: 23 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 20/256 3/32 PermAdmissibility-COL-10-LTLFireability-00 319738 m, 15275 m/sec, 6957324 t fired, .
Time elapsed: 28 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 25/256 3/32 PermAdmissibility-COL-10-LTLFireability-00 401608 m, 16374 m/sec, 8783403 t fired, .
Time elapsed: 33 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 30/256 4/32 PermAdmissibility-COL-10-LTLFireability-00 480076 m, 15693 m/sec, 10789254 t fired, .
Time elapsed: 38 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 35/256 5/32 PermAdmissibility-COL-10-LTLFireability-00 560057 m, 15996 m/sec, 12527391 t fired, .
Time elapsed: 43 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 40/256 5/32 PermAdmissibility-COL-10-LTLFireability-00 642249 m, 16438 m/sec, 14475991 t fired, .
Time elapsed: 48 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 45/256 6/32 PermAdmissibility-COL-10-LTLFireability-00 714459 m, 14442 m/sec, 16660125 t fired, .
Time elapsed: 53 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 50/256 6/32 PermAdmissibility-COL-10-LTLFireability-00 786015 m, 14311 m/sec, 18715072 t fired, .
Time elapsed: 58 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 55/256 7/32 PermAdmissibility-COL-10-LTLFireability-00 858925 m, 14582 m/sec, 20834075 t fired, .
Time elapsed: 63 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 60/256 7/32 PermAdmissibility-COL-10-LTLFireability-00 927762 m, 13767 m/sec, 23098772 t fired, .
Time elapsed: 68 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 65/256 8/32 PermAdmissibility-COL-10-LTLFireability-00 1002985 m, 15044 m/sec, 25217884 t fired, .
Time elapsed: 73 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 70/256 8/32 PermAdmissibility-COL-10-LTLFireability-00 1076407 m, 14684 m/sec, 27438509 t fired, .
Time elapsed: 78 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 75/256 9/32 PermAdmissibility-COL-10-LTLFireability-00 1158562 m, 16431 m/sec, 29523655 t fired, .
Time elapsed: 83 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 80/256 10/32 PermAdmissibility-COL-10-LTLFireability-00 1243924 m, 17072 m/sec, 31446827 t fired, .
Time elapsed: 88 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 85/256 10/32 PermAdmissibility-COL-10-LTLFireability-00 1317478 m, 14710 m/sec, 33595365 t fired, .
Time elapsed: 93 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 90/256 11/32 PermAdmissibility-COL-10-LTLFireability-00 1392848 m, 15074 m/sec, 35742102 t fired, .
Time elapsed: 98 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 95/256 11/32 PermAdmissibility-COL-10-LTLFireability-00 1466603 m, 14751 m/sec, 37902608 t fired, .
Time elapsed: 103 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 100/256 12/32 PermAdmissibility-COL-10-LTLFireability-00 1536989 m, 14077 m/sec, 40111308 t fired, .
Time elapsed: 108 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 105/256 12/32 PermAdmissibility-COL-10-LTLFireability-00 1606834 m, 13969 m/sec, 42233656 t fired, .
Time elapsed: 113 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 110/256 13/32 PermAdmissibility-COL-10-LTLFireability-00 1675382 m, 13709 m/sec, 44355156 t fired, .
Time elapsed: 118 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 115/256 13/32 PermAdmissibility-COL-10-LTLFireability-00 1758657 m, 16655 m/sec, 46315018 t fired, .
Time elapsed: 123 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 120/256 14/32 PermAdmissibility-COL-10-LTLFireability-00 1848685 m, 18005 m/sec, 48304994 t fired, .
Time elapsed: 128 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 125/256 15/32 PermAdmissibility-COL-10-LTLFireability-00 1934089 m, 17080 m/sec, 50370212 t fired, .
Time elapsed: 133 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 130/256 15/32 PermAdmissibility-COL-10-LTLFireability-00 2006643 m, 14510 m/sec, 52479333 t fired, .
Time elapsed: 138 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 135/256 16/32 PermAdmissibility-COL-10-LTLFireability-00 2086656 m, 16002 m/sec, 54629681 t fired, .
Time elapsed: 143 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 140/256 16/32 PermAdmissibility-COL-10-LTLFireability-00 2160542 m, 14777 m/sec, 56892942 t fired, .
Time elapsed: 148 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 145/256 17/32 PermAdmissibility-COL-10-LTLFireability-00 2231132 m, 14118 m/sec, 59184515 t fired, .
Time elapsed: 153 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 150/256 17/32 PermAdmissibility-COL-10-LTLFireability-00 2301401 m, 14053 m/sec, 61453250 t fired, .
Time elapsed: 158 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 155/256 18/32 PermAdmissibility-COL-10-LTLFireability-00 2372644 m, 14248 m/sec, 63760109 t fired, .
Time elapsed: 163 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 160/256 18/32 PermAdmissibility-COL-10-LTLFireability-00 2453510 m, 16173 m/sec, 65863944 t fired, .
Time elapsed: 168 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 165/256 19/32 PermAdmissibility-COL-10-LTLFireability-00 2526840 m, 14666 m/sec, 68096284 t fired, .
Time elapsed: 173 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 170/256 19/32 PermAdmissibility-COL-10-LTLFireability-00 2594171 m, 13466 m/sec, 70397799 t fired, .
Time elapsed: 178 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 175/256 20/32 PermAdmissibility-COL-10-LTLFireability-00 2660887 m, 13343 m/sec, 72590015 t fired, .
Time elapsed: 183 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 180/256 20/32 PermAdmissibility-COL-10-LTLFireability-00 2724860 m, 12794 m/sec, 74960151 t fired, .
Time elapsed: 188 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 185/256 21/32 PermAdmissibility-COL-10-LTLFireability-00 2805487 m, 16125 m/sec, 77048717 t fired, .
Time elapsed: 193 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 190/256 21/32 PermAdmissibility-COL-10-LTLFireability-00 2876438 m, 14190 m/sec, 79299394 t fired, .
Time elapsed: 198 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 195/256 22/32 PermAdmissibility-COL-10-LTLFireability-00 2945132 m, 13738 m/sec, 81555906 t fired, .
Time elapsed: 203 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 200/256 22/32 PermAdmissibility-COL-10-LTLFireability-00 3012030 m, 13379 m/sec, 83858693 t fired, .
Time elapsed: 208 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 205/256 23/32 PermAdmissibility-COL-10-LTLFireability-00 3080437 m, 13681 m/sec, 86118823 t fired, .
Time elapsed: 213 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 210/256 23/32 PermAdmissibility-COL-10-LTLFireability-00 3145861 m, 13084 m/sec, 88407057 t fired, .
Time elapsed: 218 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 215/256 24/32 PermAdmissibility-COL-10-LTLFireability-00 3211014 m, 13030 m/sec, 90605986 t fired, .
Time elapsed: 223 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 220/256 24/32 PermAdmissibility-COL-10-LTLFireability-00 3280466 m, 13890 m/sec, 92901082 t fired, .
Time elapsed: 228 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 225/256 25/32 PermAdmissibility-COL-10-LTLFireability-00 3358959 m, 15698 m/sec, 95027662 t fired, .
Time elapsed: 233 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 230/256 25/32 PermAdmissibility-COL-10-LTLFireability-00 3422511 m, 12710 m/sec, 96976742 t fired, .
Time elapsed: 238 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 235/256 26/32 PermAdmissibility-COL-10-LTLFireability-00 3486759 m, 12849 m/sec, 99324153 t fired, .
Time elapsed: 243 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 240/256 26/32 PermAdmissibility-COL-10-LTLFireability-00 3554067 m, 13461 m/sec, 101587682 t fired, .
Time elapsed: 248 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 245/256 27/32 PermAdmissibility-COL-10-LTLFireability-00 3617471 m, 12680 m/sec, 103781769 t fired, .
Time elapsed: 253 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 250/256 27/32 PermAdmissibility-COL-10-LTLFireability-00 3683049 m, 13115 m/sec, 106130531 t fired, .
Time elapsed: 258 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 255/256 28/32 PermAdmissibility-COL-10-LTLFireability-00 3744712 m, 12332 m/sec, 108502624 t fired, .
Time elapsed: 263 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for PermAdmissibility-COL-10-LTLFireability-00 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 1 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 268 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 PermAdmissibility-COL-10-LTLFireability-15
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 1 (type EXCL) for 0 PermAdmissibility-COL-10-LTLFireability-00
lola: time limit : 3332 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 5/3332 1/5 PermAdmissibility-COL-10-LTLFireability-00 93003 m, -730341 m/sec, 1624012 t fired, .
46 LTL EXCL 5/256 2/32 PermAdmissibility-COL-10-LTLFireability-15 148871 m, 29774 m/sec, 1787028 t fired, .
Time elapsed: 273 secs. Pages in use: 31
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 10/3332 2/5 PermAdmissibility-COL-10-LTLFireability-00 173098 m, 16019 m/sec, 3558221 t fired, .
46 LTL EXCL 10/238 2/32 PermAdmissibility-COL-10-LTLFireability-15 283177 m, 26861 m/sec, 3767738 t fired, .
Time elapsed: 278 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 15/3332 2/5 PermAdmissibility-COL-10-LTLFireability-00 258317 m, 17043 m/sec, 5412210 t fired, .
46 LTL EXCL 15/238 3/32 PermAdmissibility-COL-10-LTLFireability-15 411577 m, 25680 m/sec, 5904760 t fired, .
Time elapsed: 283 secs. Pages in use: 33
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 20/3332 3/5 PermAdmissibility-COL-10-LTLFireability-00 338447 m, 16026 m/sec, 7397836 t fired, .
46 LTL EXCL 20/238 4/32 PermAdmissibility-COL-10-LTLFireability-15 530130 m, 23710 m/sec, 8198733 t fired, .
Time elapsed: 288 secs. Pages in use: 35
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 25/3332 4/5 PermAdmissibility-COL-10-LTLFireability-00 422579 m, 16826 m/sec, 9291536 t fired, .
46 LTL EXCL 25/238 5/32 PermAdmissibility-COL-10-LTLFireability-15 649136 m, 23801 m/sec, 10401690 t fired, .
Time elapsed: 293 secs. Pages in use: 37
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 30/3332 4/5 PermAdmissibility-COL-10-LTLFireability-00 502954 m, 16075 m/sec, 11321988 t fired, .
46 LTL EXCL 30/238 6/32 PermAdmissibility-COL-10-LTLFireability-15 781167 m, 26406 m/sec, 12372352 t fired, .
Time elapsed: 298 secs. Pages in use: 38
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 35/3332 5/5 PermAdmissibility-COL-10-LTLFireability-00 589937 m, 17396 m/sec, 13159054 t fired, .
46 LTL EXCL 35/238 7/32 PermAdmissibility-COL-10-LTLFireability-15 897999 m, 23366 m/sec, 14625764 t fired, .
Time elapsed: 303 secs. Pages in use: 40
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 40/3332 5/5 PermAdmissibility-COL-10-LTLFireability-00 667275 m, 15467 m/sec, 15181273 t fired, .
46 LTL EXCL 40/238 7/32 PermAdmissibility-COL-10-LTLFireability-15 1005436 m, 21487 m/sec, 16956851 t fired, .
Time elapsed: 308 secs. Pages in use: 40
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for PermAdmissibility-COL-10-LTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 45/238 8/32 PermAdmissibility-COL-10-LTLFireability-15 1137123 m, 26337 m/sec, 19060064 t fired, .
Time elapsed: 313 secs. Pages in use: 41
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 50/256 9/32 PermAdmissibility-COL-10-LTLFireability-15 1250239 m, 22623 m/sec, 21421833 t fired, .
Time elapsed: 318 secs. Pages in use: 41
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 55/256 10/32 PermAdmissibility-COL-10-LTLFireability-15 1354385 m, 20829 m/sec, 23529629 t fired, .
Time elapsed: 323 secs. Pages in use: 41
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 60/256 10/32 PermAdmissibility-COL-10-LTLFireability-15 1463706 m, 21864 m/sec, 25822472 t fired, .
Time elapsed: 328 secs. Pages in use: 41
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 65/256 11/32 PermAdmissibility-COL-10-LTLFireability-15 1589890 m, 25236 m/sec, 27894486 t fired, .
Time elapsed: 333 secs. Pages in use: 41
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 70/256 12/32 PermAdmissibility-COL-10-LTLFireability-15 1713147 m, 24651 m/sec, 30027718 t fired, .
Time elapsed: 338 secs. Pages in use: 41
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 75/256 13/32 PermAdmissibility-COL-10-LTLFireability-15 1833238 m, 24018 m/sec, 32089221 t fired, .
Time elapsed: 343 secs. Pages in use: 41
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 80/256 14/32 PermAdmissibility-COL-10-LTLFireability-15 1945065 m, 22365 m/sec, 34436603 t fired, .
Time elapsed: 348 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 85/256 14/32 PermAdmissibility-COL-10-LTLFireability-15 2044477 m, 19882 m/sec, 36748823 t fired, .
Time elapsed: 353 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 90/256 15/32 PermAdmissibility-COL-10-LTLFireability-15 2151053 m, 21315 m/sec, 39043275 t fired, .
Time elapsed: 358 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 95/256 16/32 PermAdmissibility-COL-10-LTLFireability-15 2269190 m, 23627 m/sec, 41196896 t fired, .
Time elapsed: 363 secs. Pages in use: 44
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 100/256 17/32 PermAdmissibility-COL-10-LTLFireability-15 2377805 m, 21723 m/sec, 43499785 t fired, .
Time elapsed: 368 secs. Pages in use: 45
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 105/256 17/32 PermAdmissibility-COL-10-LTLFireability-15 2472017 m, 18842 m/sec, 45982959 t fired, .
Time elapsed: 373 secs. Pages in use: 45
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 110/256 18/32 PermAdmissibility-COL-10-LTLFireability-15 2587279 m, 23052 m/sec, 48209416 t fired, .
Time elapsed: 378 secs. Pages in use: 46
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 115/256 19/32 PermAdmissibility-COL-10-LTLFireability-15 2692105 m, 20965 m/sec, 50604897 t fired, .
Time elapsed: 383 secs. Pages in use: 47
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 120/256 19/32 PermAdmissibility-COL-10-LTLFireability-15 2794091 m, 20397 m/sec, 53024776 t fired, .
Time elapsed: 388 secs. Pages in use: 47
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 125/256 20/32 PermAdmissibility-COL-10-LTLFireability-15 2889541 m, 19090 m/sec, 55477848 t fired, .
Time elapsed: 393 secs. Pages in use: 48
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 130/256 21/32 PermAdmissibility-COL-10-LTLFireability-15 2990507 m, 20193 m/sec, 57838819 t fired, .
Time elapsed: 398 secs. Pages in use: 49
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 135/256 22/32 PermAdmissibility-COL-10-LTLFireability-15 3120108 m, 25920 m/sec, 59847434 t fired, .
Time elapsed: 403 secs. Pages in use: 50
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 140/256 22/32 PermAdmissibility-COL-10-LTLFireability-15 3246676 m, 25313 m/sec, 61920389 t fired, .
Time elapsed: 408 secs. Pages in use: 50
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 145/256 23/32 PermAdmissibility-COL-10-LTLFireability-15 3364953 m, 23655 m/sec, 64115556 t fired, .
Time elapsed: 413 secs. Pages in use: 51
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 150/256 24/32 PermAdmissibility-COL-10-LTLFireability-15 3470408 m, 21091 m/sec, 66499310 t fired, .
Time elapsed: 418 secs. Pages in use: 52
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 155/256 25/32 PermAdmissibility-COL-10-LTLFireability-15 3592262 m, 24370 m/sec, 68600453 t fired, .
Time elapsed: 423 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 160/256 26/32 PermAdmissibility-COL-10-LTLFireability-15 3697178 m, 20983 m/sec, 70942933 t fired, .
Time elapsed: 428 secs. Pages in use: 54
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 165/256 26/32 PermAdmissibility-COL-10-LTLFireability-15 3811737 m, 22911 m/sec, 73167628 t fired, .
Time elapsed: 433 secs. Pages in use: 54
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 170/256 27/32 PermAdmissibility-COL-10-LTLFireability-15 3919082 m, 21469 m/sec, 75504859 t fired, .
Time elapsed: 438 secs. Pages in use: 55
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 175/256 28/32 PermAdmissibility-COL-10-LTLFireability-15 4026046 m, 21392 m/sec, 77820254 t fired, .
Time elapsed: 443 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 180/256 28/32 PermAdmissibility-COL-10-LTLFireability-15 4118819 m, 18554 m/sec, 79999400 t fired, .
Time elapsed: 448 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 185/256 29/32 PermAdmissibility-COL-10-LTLFireability-15 4226137 m, 21463 m/sec, 82062470 t fired, .
Time elapsed: 453 secs. Pages in use: 57
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 190/256 30/32 PermAdmissibility-COL-10-LTLFireability-15 4334456 m, 21663 m/sec, 84405592 t fired, .
Time elapsed: 458 secs. Pages in use: 58
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 195/256 31/32 PermAdmissibility-COL-10-LTLFireability-15 4435742 m, 20257 m/sec, 86845925 t fired, .
Time elapsed: 463 secs. Pages in use: 59
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 200/256 31/32 PermAdmissibility-COL-10-LTLFireability-15 4531385 m, 19128 m/sec, 89346366 t fired, .
Time elapsed: 468 secs. Pages in use: 59
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 205/256 32/32 PermAdmissibility-COL-10-LTLFireability-15 4630707 m, 19864 m/sec, 91769320 t fired, .
Time elapsed: 473 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for PermAdmissibility-COL-10-LTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 478 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 PermAdmissibility-COL-10-LTLFireability-14
lola: time limit : 260 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 5/260 4/32 PermAdmissibility-COL-10-LTLFireability-14 503640 m, 100728 m/sec, 709352 t fired, .
Time elapsed: 483 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 10/260 8/32 PermAdmissibility-COL-10-LTLFireability-14 1037929 m, 106857 m/sec, 1518947 t fired, .
Time elapsed: 488 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 15/260 12/32 PermAdmissibility-COL-10-LTLFireability-14 1566735 m, 105761 m/sec, 2328873 t fired, .
Time elapsed: 493 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 20/260 16/32 PermAdmissibility-COL-10-LTLFireability-14 2090855 m, 104824 m/sec, 3138084 t fired, .
Time elapsed: 498 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 25/260 20/32 PermAdmissibility-COL-10-LTLFireability-14 2617194 m, 105267 m/sec, 3958953 t fired, .
Time elapsed: 503 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 30/260 24/32 PermAdmissibility-COL-10-LTLFireability-14 3136655 m, 103892 m/sec, 4787249 t fired, .
Time elapsed: 508 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 35/260 28/32 PermAdmissibility-COL-10-LTLFireability-14 3653743 m, 103417 m/sec, 5591742 t fired, .
Time elapsed: 513 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 40/260 32/32 PermAdmissibility-COL-10-LTLFireability-14 4159909 m, 101233 m/sec, 6404750 t fired, .
Time elapsed: 518 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for PermAdmissibility-COL-10-LTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 523 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL) for 36 PermAdmissibility-COL-10-LTLFireability-12
lola: time limit : 279 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 5/279 3/32 PermAdmissibility-COL-10-LTLFireability-12 333385 m, 66677 m/sec, 459844 t fired, .
Time elapsed: 528 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 10/279 6/32 PermAdmissibility-COL-10-LTLFireability-12 690478 m, 71418 m/sec, 982041 t fired, .
Time elapsed: 533 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 15/279 8/32 PermAdmissibility-COL-10-LTLFireability-12 1044340 m, 70772 m/sec, 1528594 t fired, .
Time elapsed: 538 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 20/279 11/32 PermAdmissibility-COL-10-LTLFireability-12 1396376 m, 70407 m/sec, 2065619 t fired, .
Time elapsed: 543 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 25/279 14/32 PermAdmissibility-COL-10-LTLFireability-12 1745658 m, 69856 m/sec, 2597633 t fired, .
Time elapsed: 548 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 30/279 16/32 PermAdmissibility-COL-10-LTLFireability-12 2092001 m, 69268 m/sec, 3140023 t fired, .
Time elapsed: 553 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 35/279 19/32 PermAdmissibility-COL-10-LTLFireability-12 2439803 m, 69560 m/sec, 3692563 t fired, .
Time elapsed: 558 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 40/279 21/32 PermAdmissibility-COL-10-LTLFireability-12 2787925 m, 69624 m/sec, 4226596 t fired, .
Time elapsed: 563 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 45/279 24/32 PermAdmissibility-COL-10-LTLFireability-12 3133560 m, 69127 m/sec, 4781879 t fired, .
Time elapsed: 568 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 50/279 27/32 PermAdmissibility-COL-10-LTLFireability-12 3477756 m, 68839 m/sec, 5328247 t fired, .
Time elapsed: 573 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 55/279 29/32 PermAdmissibility-COL-10-LTLFireability-12 3820821 m, 68613 m/sec, 5853943 t fired, .
Time elapsed: 578 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 60/279 32/32 PermAdmissibility-COL-10-LTLFireability-12 4159918 m, 67819 m/sec, 6404759 t fired, .
Time elapsed: 583 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for PermAdmissibility-COL-10-LTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 588 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 PermAdmissibility-COL-10-LTLFireability-11
lola: time limit : 301 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for PermAdmissibility-COL-10-LTLFireability-11
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 PermAdmissibility-COL-10-LTLFireability-08
lola: time limit : 334 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 LTL EXCL 5/334 3/32 PermAdmissibility-COL-10-LTLFireability-08 369080 m, 73816 m/sec, 2934883 t fired, .
Time elapsed: 593 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 LTL EXCL 10/334 5/32 PermAdmissibility-COL-10-LTLFireability-08 704810 m, 67146 m/sec, 6197364 t fired, .
Time elapsed: 598 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 LTL EXCL 15/334 8/32 PermAdmissibility-COL-10-LTLFireability-08 1041536 m, 67345 m/sec, 9410704 t fired, .
Time elapsed: 603 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 LTL EXCL 20/334 10/32 PermAdmissibility-COL-10-LTLFireability-08 1345592 m, 60811 m/sec, 12644194 t fired, .
Time elapsed: 608 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 LTL EXCL 25/334 12/32 PermAdmissibility-COL-10-LTLFireability-08 1661315 m, 63144 m/sec, 15846324 t fired, .
Time elapsed: 613 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 LTL EXCL 30/334 14/32 PermAdmissibility-COL-10-LTLFireability-08 1976645 m, 63066 m/sec, 19060441 t fired, .
Time elapsed: 618 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 LTL EXCL 35/334 16/32 PermAdmissibility-COL-10-LTLFireability-08 2264569 m, 57584 m/sec, 22320265 t fired, .
Time elapsed: 623 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 LTL EXCL 40/334 18/32 PermAdmissibility-COL-10-LTLFireability-08 2519332 m, 50952 m/sec, 25592880 t fired, .
Time elapsed: 628 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 LTL EXCL 45/334 20/32 PermAdmissibility-COL-10-LTLFireability-08 2775413 m, 51216 m/sec, 28729012 t fired, .
Time elapsed: 633 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 LTL EXCL 50/334 22/32 PermAdmissibility-COL-10-LTLFireability-08 3097880 m, 64493 m/sec, 31807147 t fired, .
Time elapsed: 638 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 LTL EXCL 55/334 24/32 PermAdmissibility-COL-10-LTLFireability-08 3386114 m, 57646 m/sec, 34946929 t fired, .
Time elapsed: 643 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 LTL EXCL 60/334 26/32 PermAdmissibility-COL-10-LTLFireability-08 3666506 m, 56078 m/sec, 38114247 t fired, .
Time elapsed: 648 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 LTL EXCL 65/334 28/32 PermAdmissibility-COL-10-LTLFireability-08 3936352 m, 53969 m/sec, 41320298 t fired, .
Time elapsed: 653 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 LTL EXCL 70/334 30/32 PermAdmissibility-COL-10-LTLFireability-08 4170287 m, 46787 m/sec, 44541449 t fired, .
Time elapsed: 658 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 LTL EXCL 75/334 32/32 PermAdmissibility-COL-10-LTLFireability-08 4464851 m, 58912 m/sec, 47612066 t fired, .
Time elapsed: 663 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for PermAdmissibility-COL-10-LTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 668 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 PermAdmissibility-COL-10-LTLFireability-07
lola: time limit : 366 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 5/366 2/32 PermAdmissibility-COL-10-LTLFireability-07 201295 m, 40259 m/sec, 1444595 t fired, .
Time elapsed: 673 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 10/366 3/32 PermAdmissibility-COL-10-LTLFireability-07 405178 m, 40776 m/sec, 3234225 t fired, .
Time elapsed: 678 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 15/366 5/32 PermAdmissibility-COL-10-LTLFireability-07 599539 m, 38872 m/sec, 5095321 t fired, .
Time elapsed: 683 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 20/366 6/32 PermAdmissibility-COL-10-LTLFireability-07 791120 m, 38316 m/sec, 6940696 t fired, .
Time elapsed: 688 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 25/366 7/32 PermAdmissibility-COL-10-LTLFireability-07 988631 m, 39502 m/sec, 8752050 t fired, .
Time elapsed: 693 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 30/366 9/32 PermAdmissibility-COL-10-LTLFireability-07 1170192 m, 36312 m/sec, 10671173 t fired, .
Time elapsed: 698 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 35/366 10/32 PermAdmissibility-COL-10-LTLFireability-07 1345405 m, 35042 m/sec, 12640955 t fired, .
Time elapsed: 703 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 40/366 11/32 PermAdmissibility-COL-10-LTLFireability-07 1513791 m, 33677 m/sec, 14635602 t fired, .
Time elapsed: 708 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 45/366 13/32 PermAdmissibility-COL-10-LTLFireability-07 1715125 m, 40266 m/sec, 16410033 t fired, .
Time elapsed: 713 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 50/366 14/32 PermAdmissibility-COL-10-LTLFireability-07 1902717 m, 37518 m/sec, 18254248 t fired, .
Time elapsed: 718 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 55/366 15/32 PermAdmissibility-COL-10-LTLFireability-07 2079875 m, 35431 m/sec, 20190006 t fired, .
Time elapsed: 723 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 60/366 16/32 PermAdmissibility-COL-10-LTLFireability-07 2249916 m, 34008 m/sec, 22096877 t fired, .
Time elapsed: 728 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 65/366 18/32 PermAdmissibility-COL-10-LTLFireability-07 2411107 m, 32238 m/sec, 24187077 t fired, .
Time elapsed: 733 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 70/366 19/32 PermAdmissibility-COL-10-LTLFireability-07 2571252 m, 32029 m/sec, 26311941 t fired, .
Time elapsed: 738 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 75/366 20/32 PermAdmissibility-COL-10-LTLFireability-07 2733186 m, 32386 m/sec, 28298251 t fired, .
Time elapsed: 743 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 80/366 21/32 PermAdmissibility-COL-10-LTLFireability-07 2914281 m, 36219 m/sec, 30119352 t fired, .
Time elapsed: 748 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 85/366 22/32 PermAdmissibility-COL-10-LTLFireability-07 3110134 m, 39170 m/sec, 31917908 t fired, .
Time elapsed: 753 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 90/366 24/32 PermAdmissibility-COL-10-LTLFireability-07 3290108 m, 35994 m/sec, 33821418 t fired, .
Time elapsed: 758 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 95/366 25/32 PermAdmissibility-COL-10-LTLFireability-07 3463715 m, 34721 m/sec, 35772854 t fired, .
Time elapsed: 763 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 100/366 26/32 PermAdmissibility-COL-10-LTLFireability-07 3628717 m, 33000 m/sec, 37751523 t fired, .
Time elapsed: 768 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 105/366 27/32 PermAdmissibility-COL-10-LTLFireability-07 3806964 m, 35649 m/sec, 39706358 t fired, .
Time elapsed: 773 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 110/366 28/32 PermAdmissibility-COL-10-LTLFireability-07 3966433 m, 31893 m/sec, 41758774 t fired, .
Time elapsed: 778 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 115/366 30/32 PermAdmissibility-COL-10-LTLFireability-07 4124418 m, 31597 m/sec, 43842961 t fired, .
Time elapsed: 783 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 120/366 31/32 PermAdmissibility-COL-10-LTLFireability-07 4275291 m, 30174 m/sec, 45864734 t fired, .
Time elapsed: 788 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 125/366 32/32 PermAdmissibility-COL-10-LTLFireability-07 4469573 m, 38856 m/sec, 47665359 t fired, .
Time elapsed: 793 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for PermAdmissibility-COL-10-LTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 798 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 PermAdmissibility-COL-10-LTLFireability-06
lola: time limit : 400 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 5/400 5/32 PermAdmissibility-COL-10-LTLFireability-06 598508 m, 119701 m/sec, 1128334 t fired, .
Time elapsed: 803 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 10/400 9/32 PermAdmissibility-COL-10-LTLFireability-06 1224927 m, 125283 m/sec, 2391230 t fired, .
Time elapsed: 808 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 15/400 13/32 PermAdmissibility-COL-10-LTLFireability-06 1838343 m, 122683 m/sec, 3672658 t fired, .
Time elapsed: 813 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 20/400 17/32 PermAdmissibility-COL-10-LTLFireability-06 2422916 m, 116914 m/sec, 4894114 t fired, .
Time elapsed: 818 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 25/400 21/32 PermAdmissibility-COL-10-LTLFireability-06 3028826 m, 121182 m/sec, 6166682 t fired, .
Time elapsed: 823 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 30/400 25/32 PermAdmissibility-COL-10-LTLFireability-06 3639892 m, 122213 m/sec, 7446691 t fired, .
Time elapsed: 828 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 35/400 29/32 PermAdmissibility-COL-10-LTLFireability-06 4241186 m, 120258 m/sec, 8726376 t fired, .
Time elapsed: 833 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for PermAdmissibility-COL-10-LTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 838 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 PermAdmissibility-COL-10-LTLFireability-05
lola: time limit : 460 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for PermAdmissibility-COL-10-LTLFireability-05
lola: result : false
lola: markings : 161
lola: fired transitions : 161
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 PermAdmissibility-COL-10-LTLFireability-04
lola: time limit : 552 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for PermAdmissibility-COL-10-LTLFireability-04
lola: result : false
lola: markings : 168
lola: fired transitions : 173
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 PermAdmissibility-COL-10-LTLFireability-01
lola: time limit : 690 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for PermAdmissibility-COL-10-LTLFireability-01
lola: result : false
lola: markings : 162
lola: fired transitions : 163
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 PermAdmissibility-COL-10-LTLFireability-09
lola: time limit : 920 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 LTL EXCL 5/920 6/32 PermAdmissibility-COL-10-LTLFireability-09 738945 m, 147789 m/sec, 1482117 t fired, .
Time elapsed: 843 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 LTL EXCL 10/920 11/32 PermAdmissibility-COL-10-LTLFireability-09 1492901 m, 150791 m/sec, 3118360 t fired, .
Time elapsed: 848 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 LTL EXCL 15/920 16/32 PermAdmissibility-COL-10-LTLFireability-09 2239983 m, 149416 m/sec, 4752997 t fired, .
Time elapsed: 853 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 LTL EXCL 20/920 21/32 PermAdmissibility-COL-10-LTLFireability-09 2990637 m, 150130 m/sec, 6393042 t fired, .
Time elapsed: 858 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 LTL EXCL 25/920 26/32 PermAdmissibility-COL-10-LTLFireability-09 3719262 m, 145725 m/sec, 8025862 t fired, .
Time elapsed: 863 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 LTL EXCL 30/920 31/32 PermAdmissibility-COL-10-LTLFireability-09 4440505 m, 144248 m/sec, 9673740 t fired, .
Time elapsed: 868 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for PermAdmissibility-COL-10-LTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 873 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 PermAdmissibility-COL-10-LTLFireability-10
lola: time limit : 1363 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 5/1363 7/32 PermAdmissibility-COL-10-LTLFireability-10 840453 m, 168090 m/sec, 1470618 t fired, .
Time elapsed: 878 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 10/1363 13/32 PermAdmissibility-COL-10-LTLFireability-10 1728904 m, 177690 m/sec, 3002668 t fired, .
Time elapsed: 883 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 15/1363 19/32 PermAdmissibility-COL-10-LTLFireability-10 2605577 m, 175334 m/sec, 4552895 t fired, .
Time elapsed: 888 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 20/1363 26/32 PermAdmissibility-COL-10-LTLFireability-10 3474864 m, 173857 m/sec, 6051819 t fired, .
Time elapsed: 893 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 25/1363 32/32 PermAdmissibility-COL-10-LTLFireability-10 4339998 m, 173026 m/sec, 7575317 t fired, .
Time elapsed: 898 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for PermAdmissibility-COL-10-LTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 903 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 PermAdmissibility-COL-10-LTLFireability-13
lola: time limit : 2697 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for PermAdmissibility-COL-10-LTLFireability-13
lola: result : false
lola: markings : 162
lola: fired transitions : 162
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 908 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 913 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 918 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 923 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 928 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 933 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 938 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 943 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 948 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 953 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 958 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 963 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 968 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 973 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 978 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 983 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 988 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 993 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 998 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1003 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1008 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1013 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1018 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1023 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1028 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1033 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1038 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1043 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1048 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1053 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1058 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1063 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1068 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1073 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1078 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1083 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1088 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1093 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1098 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1103 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1108 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1113 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1118 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1123 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1128 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1133 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1138 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1143 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1148 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1153 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1158 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1163 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1168 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1173 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1178 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1183 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1188 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1193 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1198 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1203 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1208 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1213 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1218 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1223 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1228 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1233 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1239 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1244 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1249 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1254 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1259 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1264 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1269 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1274 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1279 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1284 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1289 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1294 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1299 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1304 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1309 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1314 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1319 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1324 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1329 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1334 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1339 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1344 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1349 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1354 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1359 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1364 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1369 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1374 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1379 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1384 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1389 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1394 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1399 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1404 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1409 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1414 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1419 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1424 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1429 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1434 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1439 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1444 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1449 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1454 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1459 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1464 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1469 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1474 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1479 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1484 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1489 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1494 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1499 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1504 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1509 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1514 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1519 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1524 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1529 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1534 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1539 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1544 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1549 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1554 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1559 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1564 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1569 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1574 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1579 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1584 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1589 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1594 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1599 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1604 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1609 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1614 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1619 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1624 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1629 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1634 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1639 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1644 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1649 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1654 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1659 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1664 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1669 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1674 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1679 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1684 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1689 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1694 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1699 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1704 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1709 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1714 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1719 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1724 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1729 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1734 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1739 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1744 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1749 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1754 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1759 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1764 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1769 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1774 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1779 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1784 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1789 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1794 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1799 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1804 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1809 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1814 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1819 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1824 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1829 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1834 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1839 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1844 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1849 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1854 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1859 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1864 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1869 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1874 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1879 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1884 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1889 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1894 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1899 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1904 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1909 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1914 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1919 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1924 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1929 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1934 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1939 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1944 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1949 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1954 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1959 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1964 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1969 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1974 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1979 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1984 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1989 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1994 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1999 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2004 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2009 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2014 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2019 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2024 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2029 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2034 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2039 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2044 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2049 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2054 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2059 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2064 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2069 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2074 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2079 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2084 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2089 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2094 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2099 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2104 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2109 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2114 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2119 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2124 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2129 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2134 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2139 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2144 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2149 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2154 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2159 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2164 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2169 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2174 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2179 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2184 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2189 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2194 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2199 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2204 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2209 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2214 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2219 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2224 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2229 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2234 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2239 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2244 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2249 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2254 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2259 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2264 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2269 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2274 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2279 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2284 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2289 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2294 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2299 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2304 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2309 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2314 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2319 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2324 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2329 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2334 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2339 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2344 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2349 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2354 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2359 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2364 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2369 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2374 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2379 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2384 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2389 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2394 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2399 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2404 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2409 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2414 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2419 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2424 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2429 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2434 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2439 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2444 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2449 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2454 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2459 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2464 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2469 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2474 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2479 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2484 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2489 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2494 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2499 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2504 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2509 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2514 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2519 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2524 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2529 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2534 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2539 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2544 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2549 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2554 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2559 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2564 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2569 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2574 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2579 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2584 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2589 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2594 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2599 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2604 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2609 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2614 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2619 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2624 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2629 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2634 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2639 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2644 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2649 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2654 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2659 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2664 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2669 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2674 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2679 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2684 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2689 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2694 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2699 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2704 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2709 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2714 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2719 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2724 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2729 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2734 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2739 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2744 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2749 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2754 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2759 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2764 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2769 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2774 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2779 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2784 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2789 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2794 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2799 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2804 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2809 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2814 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-10-LTLFireability-01: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-02: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-03: INITIAL false preprocessing
PermAdmissibility-COL-10-LTLFireability-04: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-05: LTL false LTL model checker
PermAdmissibility-COL-10-LTLFireability-11: LTL true LTL model checker
PermAdmissibility-COL-10-LTLFireability-13: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-10-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
PermAdmissibility-COL-10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2819 secs. Pages in use: 60
# running tasks: 0 of 4 Visible: 16
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-COL-10"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is PermAdmissibility-COL-10, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r262-smll-167863537400484"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-COL-10.tgz
mv PermAdmissibility-COL-10 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;