MCC'2023- Execution of r262-smll-167863537400482

About the Execution of LoLA for PermAdmissibility-COL-10

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
7632.691	1655946.00	1769556.00	4568.70	??T????T?FT?????	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r262-smll
Waiting for the VM to be ready (probing
...........................................
=====================
Generated by BenchKit 2-5348
Executing tool lola
Input is PermAdmissibility-COL-10,
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r262-smll-16786353740
===========================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 512K
-rw-r--r-- 1 mcc users 6.2K Feb 26
-rw-r--r-- 1 mcc users 61K Feb 26
-rw-r--r-- 1 mcc users 5.5K Feb 26
-rw-r--r-- 1 mcc users 47K Feb 26
-rw-r--r-- 1 mcc users 4.2K Jan 29
-rw-r--r-- 1 mcc users 6.3K Jan 29
-rw-r--r-- 1 mcc users 4.1K Feb 25
-rw-r--r-- 1 mcc users 30K Feb 25
-rw-r--r-- 1 mcc users 2.5K Feb 25
-rw-r--r-- 1 mcc users 17K Feb 25
-rw-r--r-- 1 mcc users 11K Feb 26
-rw-r--r-- 1 mcc users 115K Feb 26
-rw-r--r-- 1 mcc users 12K Feb 26
-rw-r--r-- 1 mcc users 101K Feb 26
-rw-r--r-- 1 mcc users 1.7K Feb 25
-rw-r--r-- 1 mcc users 3.8K Feb 25
-rw-r--r-- 1 mcc users 5 Mar 5
-rw-r--r-- 1 mcc users 3 Mar 5
-rw-r--r-- 1 mcc users 5 Mar 5
-rw-r--r-- 1 mcc users 37K Mar 5

--------------------
content from stdout:

=== Data for post analysis generated

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the
FORMULA_NAME PermAdmissibility-COL-10-CTLFi
FORMULA_NAME PermAdmissibility-COL-10-CTLFi
FORMULA_NAME PermAdmissibility-COL-10-CTLFi
FORMULA_NAME PermAdmissibility-COL-10-CTLFi
FORMULA_NAME PermAdmissibility-COL-10-CTLFi
FORMULA_NAME PermAdmissibility-COL-10-CTLFi
FORMULA_NAME PermAdmissibility-COL-10-CTLFi
FORMULA_NAME PermAdmissibility-COL-10-CTLFi
FORMULA_NAME PermAdmissibility-COL-10-CTLFi
FORMULA_NAME PermAdmissibility-COL-10-CTLFi
FORMULA_NAME PermAdmissibility-COL-10-CTLFi
FORMULA_NAME PermAdmissibility-COL-10-CTLFi
FORMULA_NAME PermAdmissibility-COL-10-CTLFi
FORMULA_NAME PermAdmissibility-COL-10-CTLFi
FORMULA_NAME PermAdmissibility-COL-10-CTLFi
FORMULA_NAME PermAdmissibility-COL-10-CTLFi

=== Now, execution of the tool begins

BK_START 1678916467386

bash -c /home/mcc/BenchKit/BenchKit_head.sh
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PermAdmissibility-COL-10
Not applying reductions.
Model is COL
CTLFireability PT
[2023-03-15 21:41:09] [INFO ] Running
[2023-03-15 21:41:09] [INFO ] Parsing
[2023-03-15 21:41:09] [INFO ] Detected
log4j:WARN No appenders could be found
log4j:WARN Please initialize the log4j
log4j:WARN See http://logging.apache.org/lo
[2023-03-15 21:41:10] [WARNING] Using
[2023-03-15 21:41:10] [INFO ] Load
[2023-03-15 21:41:10] [INFO ] Imported
Parsed 16 properties from file ./CTLFireability.xml
[2023-03-15 21:41:10] [INFO ] Unfolded
[2023-03-15 21:41:10] [INFO ] Unfolded
Reduce places removed 0 places and
Reduce places removed 0 places and
[2023-03-15 21:41:10] [INFO ] Export
[2023-03-15 21:41:10] [INFO ] Export
Total runtime 1222 ms.
starting LoLA
BK_INPUT PermAdmissibility-COL-10
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../l
current directory: /home/mcc/execution/unfC

FORMULA PermAdmissibility-COL-10-CTLFireability-10

FORMULA PermAdmissibility-COL-10-CTLFireability-09

FORMULA PermAdmissibility-COL-10-CTLFireability-02

FORMULA PermAdmissibility-COL-10-CTLFireability-07

BK_STOP 1678918123332

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/executio
lola: reading pnml
lola: PNML file contains place/transition
lola: finished parsing
lola: closed net file /home/mcc/execution
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/exec
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,40
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 29 (type EXCL)
lola: time limit : 112 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: FINISHED task # 29 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 8 (type EXCL)
lola: time limit : 115 sec
lola: memory limit: 32 pages
lola: FINISHED task # 8 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 1 (type EXCL)
lola: time limit : 119 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 5/162

Time elapsed: 20 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 10/162

Time elapsed: 25 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 15/162

Time elapsed: 30 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 20/162

Time elapsed: 35 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 25/162

Time elapsed: 40 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 30/162

Time elapsed: 45 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL)
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 80 (type EXCL)
lola: time limit : 169 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 5/169

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 10/169

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 15/169

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 20/169

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 25/169

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 30/169

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 35/169

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 40/169

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 45/169

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 50/169

Time elapsed: 100 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 55/169

Time elapsed: 105 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 60/169

Time elapsed: 110 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 65/169

Time elapsed: 115 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 70/169

Time elapsed: 120 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 75/169

Time elapsed: 125 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 80/169

Time elapsed: 130 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 85/169

Time elapsed: 135 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 90/169

Time elapsed: 140 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 95/169

Time elapsed: 145 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 100/169

Time elapsed: 150 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 105/169

Time elapsed: 155 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 110/169

Time elapsed: 160 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 115/169

Time elapsed: 165 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 120/169

Time elapsed: 170 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 125/169

Time elapsed: 175 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 130/169

Time elapsed: 180 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 135/169

Time elapsed: 185 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 140/169

Time elapsed: 190 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 145/169

Time elapsed: 195 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 150/169

Time elapsed: 200 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 155/169

Time elapsed: 205 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 160/169

Time elapsed: 210 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 EXEG EXCL 165/169

Time elapsed: 215 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 80 (type EXCL)
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 220 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 78 (type EXCL)
lola: time limit : 169 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 80 (type EXCL)
lola: time limit : 3380 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 5/169
80 EXEG EXCL 5/3380

Time elapsed: 225 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 10/169
80 EXEG EXCL 10/160

Time elapsed: 230 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 15/169
80 EXEG EXCL 15/160

Time elapsed: 235 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 20/169
80 EXEG EXCL 20/160

Time elapsed: 240 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 25/169
80 EXEG EXCL 25/160

Time elapsed: 245 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 30/169
80 EXEG EXCL 30/160

Time elapsed: 250 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 35/169
80 EXEG EXCL 35/160

Time elapsed: 255 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 40/169
80 EXEG EXCL 40/160

Time elapsed: 260 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 45/169
80 EXEG EXCL 45/160

Time elapsed: 265 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 50/169
80 EXEG EXCL 50/160

Time elapsed: 270 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 55/169
80 EXEG EXCL 55/160

Time elapsed: 275 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 60/169
80 EXEG EXCL 60/160

Time elapsed: 280 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 65/169
80 EXEG EXCL 65/160

Time elapsed: 285 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 70/169
80 EXEG EXCL 70/160

Time elapsed: 290 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 75/169
80 EXEG EXCL 75/160

Time elapsed: 295 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 80/169
80 EXEG EXCL 80/160

Time elapsed: 300 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 85/169
80 EXEG EXCL 85/160

Time elapsed: 305 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 90/169
80 EXEG EXCL 90/160

Time elapsed: 310 secs. Pages
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 80 (type EXCL)
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 95/169

Time elapsed: 315 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
78 CTL EXCL 100/169

Time elapsed: 320 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 78 (type EXCL)
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 325 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 63 (type EXCL)
lola: time limit : 172 sec
lola: memory limit: 32 pages
lola: FINISHED task # 63 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 60 (type EXCL)
lola: time limit : 181 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 51 (type EXCL)
lola: time limit : 192 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL)
lola: result : false
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 49 (type EXCL)
lola: time limit : 204 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL)
lola: result : false
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 45 (type EXCL)
lola: time limit : 218 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL)
lola: result : false
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 41 (type EXCL)
lola: time limit : 233 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL)
lola: result : false
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 37 (type EXCL)
lola: time limit : 251 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL)
lola: result : false
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 33 (type EXCL)
lola: time limit : 272 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL)
lola: result : false
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 25 (type EXCL)
lola: time limit : 297 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 5/297

Time elapsed: 330 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 10/297

Time elapsed: 335 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 15/297

Time elapsed: 340 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 20/297

Time elapsed: 345 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 25/297

Time elapsed: 350 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 30/297

Time elapsed: 355 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 35/297

Time elapsed: 360 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 40/297

Time elapsed: 365 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 45/297

Time elapsed: 370 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 50/297

Time elapsed: 375 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 55/297

Time elapsed: 380 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 60/297

Time elapsed: 385 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 65/297

Time elapsed: 390 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 395 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 17 (type EXCL)
lola: time limit : 320 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 5/320

Time elapsed: 400 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 10/320

Time elapsed: 405 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 15/320

Time elapsed: 410 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 20/320

Time elapsed: 415 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 25/320

Time elapsed: 420 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 30/320

Time elapsed: 425 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 35/320

Time elapsed: 430 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 40/320

Time elapsed: 435 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 45/320

Time elapsed: 440 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 50/320

Time elapsed: 445 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 55/320

Time elapsed: 450 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 60/320

Time elapsed: 455 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 65/320

Time elapsed: 460 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 70/320

Time elapsed: 465 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 75/320

Time elapsed: 470 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 80/320

Time elapsed: 475 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 85/320

Time elapsed: 480 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 90/320

Time elapsed: 485 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 95/320

Time elapsed: 490 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 100/320

Time elapsed: 495 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 105/320

Time elapsed: 500 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 110/320

Time elapsed: 505 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 115/320

Time elapsed: 510 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 515 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 14 (type EXCL)
lola: time limit : 342 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 5/342

Time elapsed: 520 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 10/342

Time elapsed: 525 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 15/342

Time elapsed: 530 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 20/342

Time elapsed: 535 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 25/342

Time elapsed: 540 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 30/342

Time elapsed: 545 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 35/342

Time elapsed: 550 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 40/342

Time elapsed: 555 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 45/342

Time elapsed: 560 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 50/342

Time elapsed: 565 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 55/342

Time elapsed: 570 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 60/342

Time elapsed: 575 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 65/342

Time elapsed: 580 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 70/342

Time elapsed: 585 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 75/342

Time elapsed: 590 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 14 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 595 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 11 (type EXCL)
lola: time limit : 375 sec
lola: memory limit: 32 pages
lola: FINISHED task # 11 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 81 (type EXCL)
lola: time limit : 429 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 5/429

Time elapsed: 600 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 10/429

Time elapsed: 605 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 15/429

Time elapsed: 610 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 20/429

Time elapsed: 615 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 25/429

Time elapsed: 620 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 30/429

Time elapsed: 625 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 35/429

Time elapsed: 630 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 40/429

Time elapsed: 635 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 45/429

Time elapsed: 640 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 50/429

Time elapsed: 645 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 55/429

Time elapsed: 650 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 60/429

Time elapsed: 655 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 65/429

Time elapsed: 660 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 70/429

Time elapsed: 665 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 75/429

Time elapsed: 670 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 80/429

Time elapsed: 675 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 85/429

Time elapsed: 680 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 90/429

Time elapsed: 685 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 95/429

Time elapsed: 690 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 100/429

Time elapsed: 695 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 105/429

Time elapsed: 700 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 110/429

Time elapsed: 705 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 115/429

Time elapsed: 710 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 120/429

Time elapsed: 715 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 125/429

Time elapsed: 720 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 130/429

Time elapsed: 725 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 135/429

Time elapsed: 730 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 140/429

Time elapsed: 735 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 145/429

Time elapsed: 740 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 150/429

Time elapsed: 745 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 155/429

Time elapsed: 750 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 160/429

Time elapsed: 755 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 165/429

Time elapsed: 760 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 170/429

Time elapsed: 765 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 175/429

Time elapsed: 770 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 180/429

Time elapsed: 775 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 185/429

Time elapsed: 780 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 190/429

Time elapsed: 785 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 195/429

Time elapsed: 790 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 200/429

Time elapsed: 795 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 205/429

Time elapsed: 800 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 210/429

Time elapsed: 805 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 215/429

Time elapsed: 810 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 220/429

Time elapsed: 815 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 225/429

Time elapsed: 820 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 230/429

Time elapsed: 825 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 235/429

Time elapsed: 830 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 240/429

Time elapsed: 835 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 245/429

Time elapsed: 840 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 250/429

Time elapsed: 845 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 255/429

Time elapsed: 850 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 260/429

Time elapsed: 855 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 265/429

Time elapsed: 860 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 270/429

Time elapsed: 865 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 275/429

Time elapsed: 870 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 280/429

Time elapsed: 875 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 285/429

Time elapsed: 880 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 290/429

Time elapsed: 885 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 295/429

Time elapsed: 890 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 300/429

Time elapsed: 895 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 305/429

Time elapsed: 900 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 310/429

Time elapsed: 905 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 315/429

Time elapsed: 910 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 320/429

Time elapsed: 915 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 325/429

Time elapsed: 920 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 330/429

Time elapsed: 925 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 335/429

Time elapsed: 930 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 340/429

Time elapsed: 935 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 345/429

Time elapsed: 940 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 350/429

Time elapsed: 945 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 355/429

Time elapsed: 950 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 360/429

Time elapsed: 955 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 365/429

Time elapsed: 960 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 370/429

Time elapsed: 965 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 375/429

Time elapsed: 970 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 380/429

Time elapsed: 975 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 385/429

Time elapsed: 980 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 390/429

Time elapsed: 985 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 395/429

Time elapsed: 990 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 400/429

Time elapsed: 995 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 405/429

Time elapsed: 1000 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 410/429

Time elapsed: 1005 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 415/429

Time elapsed: 1010 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 420/429

Time elapsed: 1015 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 425/429

Time elapsed: 1020 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 81 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1025 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 72 (type EXCL)
lola: time limit : 429 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 81 (type EXCL)
lola: time limit : 2575 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 5/429
81 EG EXCL 5/2575

Time elapsed: 1030 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 10/429
81 EG EXCL 10/367

Time elapsed: 1035 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 15/429
81 EG EXCL 15/367

Time elapsed: 1040 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
72 CTL EXCL 20/429
81 EG EXCL 20/367

Time elapsed: 1045 secs. Pages
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 72 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 25/367

Time elapsed: 1050 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 30/429

Time elapsed: 1055 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 35/429

Time elapsed: 1060 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 40/429

Time elapsed: 1065 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 45/429

Time elapsed: 1070 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 50/429

Time elapsed: 1075 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 55/429

Time elapsed: 1080 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 60/429

Time elapsed: 1085 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 65/429

Time elapsed: 1090 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 70/429

Time elapsed: 1095 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 75/429

Time elapsed: 1100 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 80/429

Time elapsed: 1105 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 85/429

Time elapsed: 1110 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 90/429

Time elapsed: 1115 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 95/429

Time elapsed: 1120 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 100/429

Time elapsed: 1125 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 105/429

Time elapsed: 1130 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
81 EG EXCL 110/429

Time elapsed: 1135 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 81 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1140 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 66 (type EXCL)
lola: time limit : 492 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 5/492

Time elapsed: 1145 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 10/492

Time elapsed: 1150 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 15/492

Time elapsed: 1155 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 20/492

Time elapsed: 1160 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 25/492

Time elapsed: 1165 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 30/492

Time elapsed: 1170 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 35/492

Time elapsed: 1175 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 40/492

Time elapsed: 1180 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 45/492

Time elapsed: 1185 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 50/492

Time elapsed: 1190 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 55/492

Time elapsed: 1195 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 60/492

Time elapsed: 1200 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 65/492

Time elapsed: 1205 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 70/492

Time elapsed: 1210 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 75/492

Time elapsed: 1215 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 80/492

Time elapsed: 1220 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 85/492

Time elapsed: 1225 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 90/492

Time elapsed: 1230 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 95/492

Time elapsed: 1235 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 100/492

Time elapsed: 1240 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 105/492

Time elapsed: 1245 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 110/492

Time elapsed: 1250 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 115/492

Time elapsed: 1255 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
66 CTL EXCL 120/492

Time elapsed: 1260 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 66 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1265 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 57 (type EXCL)
lola: time limit : 583 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 5/583

Time elapsed: 1270 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 10/583

Time elapsed: 1275 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 15/583

Time elapsed: 1280 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 20/583

Time elapsed: 1285 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 25/583

Time elapsed: 1290 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 30/583

Time elapsed: 1295 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 35/583

Time elapsed: 1300 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 40/583

Time elapsed: 1305 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 45/583

Time elapsed: 1310 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 50/583

Time elapsed: 1315 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 55/583

Time elapsed: 1320 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 60/583

Time elapsed: 1325 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 65/583

Time elapsed: 1330 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 70/583

Time elapsed: 1335 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 75/583

Time elapsed: 1340 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 80/583

Time elapsed: 1345 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 85/583

Time elapsed: 1350 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 90/583

Time elapsed: 1355 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 95/583

Time elapsed: 1360 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 100/583

Time elapsed: 1365 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 105/583

Time elapsed: 1370 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 110/583

Time elapsed: 1375 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
57 CTL EXCL 115/583

Time elapsed: 1380 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 57 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1385 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 69 (type EXCL)
lola: time limit : 738 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 5/738

Time elapsed: 1390 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 10/738

Time elapsed: 1395 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 15/738

Time elapsed: 1400 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 20/738

Time elapsed: 1405 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 25/738

Time elapsed: 1410 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 30/738

Time elapsed: 1415 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 35/738

Time elapsed: 1420 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 40/738

Time elapsed: 1425 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 45/738

Time elapsed: 1430 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 50/738

Time elapsed: 1435 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 55/738

Time elapsed: 1440 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 60/738

Time elapsed: 1445 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 65/738

Time elapsed: 1450 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 70/738

Time elapsed: 1455 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 75/738

Time elapsed: 1460 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 80/738

Time elapsed: 1465 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 69 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1470 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL)
lola: time limit : 1065 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 75 (type EXCL)
lola: time limit : 2130 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 5/2130

Time elapsed: 1475 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 10/2130

Time elapsed: 1480 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 15/2130

Time elapsed: 1485 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 20/2130

Time elapsed: 1490 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 25/2130

Time elapsed: 1495 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 30/2130

Time elapsed: 1500 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 35/2130

Time elapsed: 1505 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 40/2130

Time elapsed: 1510 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 45/2130

Time elapsed: 1515 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 50/2130

Time elapsed: 1520 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 55/2130

Time elapsed: 1525 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 60/2130

Time elapsed: 1530 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 65/2130

Time elapsed: 1535 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 70/2130

Time elapsed: 1540 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 75/2130

Time elapsed: 1545 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 80/2130

Time elapsed: 1550 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 85/2130

Time elapsed: 1555 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 90/2130

Time elapsed: 1560 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 95/2130

Time elapsed: 1565 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 100/2130

Time elapsed: 1570 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 105/2130

Time elapsed: 1575 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 110/2130

Time elapsed: 1580 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 115/2130

Time elapsed: 1585 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 120/2130

Time elapsed: 1590 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 125/2130

Time elapsed: 1595 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 130/2130

Time elapsed: 1600 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 135/2130

Time elapsed: 1605 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 140/2130

Time elapsed: 1610 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 145/2130

Time elapsed: 1615 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 150/2130

Time elapsed: 1620 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 155/2130

Time elapsed: 1625 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 160/2130

Time elapsed: 1630 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 165/2130

Time elapsed: 1635 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 170/2130

Time elapsed: 1640 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 175/2130

Time elapsed: 1645 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 75 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:

PENDING FORMULAS: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1650 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open

FINAL RESULTS
FINISHED FORMULA: CATEGORY
PermAdmissibility-COL-10-CTLFireability-00:
PermAdmissibility-COL-10-CTLFireability-01:
PermAdmissibility-COL-10-CTLFireability-02:
PermAdmissibility-COL-10-CTLFireability-03:
PermAdmissibility-COL-10-CTLFireability-04:
PermAdmissibility-COL-10-CTLFireability-05:
PermAdmissibility-COL-10-CTLFireability-06:
PermAdmissibility-COL-10-CTLFireability-07:
PermAdmissibility-COL-10-CTLFireability-08:
PermAdmissibility-COL-10-CTLFireability-09:
PermAdmissibility-COL-10-CTLFireability-10:
PermAdmissibility-COL-10-CTLFireability-11:
PermAdmissibility-COL-10-CTLFireability-12:
PermAdmissibility-COL-10-CTLFireability-13:
PermAdmissibility-COL-10-CTLFireability-14:
PermAdmissibility-COL-10-CTLFireability-15:

Time elapsed: 1650 secs. Pages
-167863537400482.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 ssh) .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. ================================================ examination is CTLFireability 0482 ========================== 01:21 CTLCardinality.txt 01:21 CTLCardinality.xml 01:20 CTLFireability.txt 01:20 CTLFireability.xml 11:40 GenericPropertiesDefinition.xml 11:40 GenericPropertiesVerdict.xml 16:30 LTLCardinality.txt 16:30 LTLCardinality.xml 16:31 LTLFireability.txt 16:31 LTLFireability.xml 01:28 ReachabilityCardinality.txt 01:28 ReachabilityCardinality.xml 01:27 ReachabilityFireability.txt 01:27 ReachabilityFireability.xml 16:31 UpperBounds.txt 16:31 UpperBounds.xml 18:23 equiv_pt 18:23 instance 18:23 iscolored 18:23 model.pnml by BenchKit (invocation template) result vector(from text file) reability-00 reability-01 reability-02 reability-03 reability-04 reability-05 reability-06 reability-07 reability-08 reability-09 reability-10 reability-11 reability-12 reability-13 reability-14 reability-15 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N its-tools with arguments : [-pnfolder, ., -examination, CTLFireability, --reduce-single, STATESPACE] pnml file : /home/mcc/execution/./model.pnml file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator). system properly. g4j/1.2/faq.html#noconfig for more info. fallBack plugin, rng conformance not checked time of PNML (colored model parsed with PNMLFW) : 668 ms 40 HL places and 16 HL transitions for a total of 208 PT places and 1024.0 transition bindings in 23 ms. in 17 ms. HLPN to a Petri net with 208 places and 1024 transitions 5984 arcs in 78 ms. 16 HLPN properties in 3 ms. 240 transitions. 192 transitions. to MCC of 16 properties in file ./CTLFireability.STATESPACE.xml took 131 ms. to PNML in file ./model.STATESPACE.pnml of net with 208 places, 592 transitions and 3456 arcs took 18 ms. ola/bin/ TLFireability TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT n/unfCTLFireability/model.pnml net /unfCTLFireability/model.pnml ution/unfCTLFireability/CTLCardinality.xml rite.k:317 rite.k:296 rite.k:317 rite.k:296 rite.k:317 rite.k:296 rite.k:317 rite.k:296 rite.k:317 rite.k:296 rite.k:317 rite.k:296 rite.k:317 rite.k:296 rite.k:322 rite.k:334 rite.k:296 rite.k:322 rite.k:337 rite.k:296 rite.k:314 rite.k:322 rite.k:337 rite.k:296 rite.k:325 rite.k:334 rite.k:296 rite.k:314 rite.k:299 rite.k:314 rite.k:299 rite.k:314 rite.k:299 rite.k:314 rite.k:299 rite.k:314 rite.k:299 rite.k:314 rite.k:299 rite.k:314 rite.k:299 rite.k:325 rite.k:334 rite.k:299 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:451 rite.k:253 rite.k:96 rite.k:253 rite.k:253 rite.k:120 rite.k:96 rite.k:253 rite.k:253 rite.k:120 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:325 rite.k:337 rite.k:322 rite.k:334 rite.k:296 rite.k:296 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:478 rite.k:478 rite.k:253 rite.k:445 rite.k:391 rite.k:325 rite.k:328 rite.k:296 rite.k:439 rite.k:457 rite.k:553 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:253 rite.k:553 rite.k:553 rite.k:553 rite.k:553 rite.k:553 rite.k:553 rite.k:553 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:96 rite.k:120 rite.k:96 rite.k:120 rite.k:96 rite.k:120 rite.k:253 rite.k:253 rite.k:253 rite.k:325 rite.k:337 rite.k:296 rite.k:296 rite.k:314 rite.k:296 rite.k:325 rite.k:334 rite.k:296 rite.k:253 rite.k:322 rite.k:328 rite.k:296 rite.k:322 rite.k:337 rite.k:325 rite.k:337 rite.k:317 rite.k:299 rite.k:317 rite.k:322 rite.k:334 rite.k:299 rite.k:325 rite.k:331 rite.k:296 rite.k:325 rite.k:328 rite.k:296 rite.k:325 rite.k:328 rite.k:325 rite.k:331 rite.k:299 rite.k:325 rite.k:337 rite.k:296 rite.k:296 rite.k:325 rite.k:337 rite.k:296 rite.k:296 rite.k:322 rite.k:337 rite.k:296 rite.k:317 rite.k:314 rite.k:296 rite.k:322 rite.k:328 rite.k:296 rite.k:296 places removed rite.k:813 rite.k:807 rite.k:807 for 22 PermAdmissibility-COL-10-CTLFireability-06 rite.k:812 rite.k:810 rite.k:812 rite.k:810 rite.k:807 rite.k:808 rite.k:807 rite.k:810 rite.k:813 rite.k:808 for PermAdmissibility-COL-10-CTLFireability-06 97 103 0.000000 1 rite.k:806 rite.k:808 rite.k:812 for 3 PermAdmissibility-COL-10-CTLFireability-01 for PermAdmissibility-COL-10-CTLFireability-01 20 19 0.000000 1 for 0 PermAdmissibility-COL-10-CTLFireability-00 rite.k:807 rite.k:754 rite.k:787 rite.k:807 rite.k:813 rite.k:811 rite.k:815 rite.k:813 rite.k:811 rite.k:810 rite.k:812 rite.k:808 rite.k:807 rite.k:807 rite.k:806 rite.k:812 rite.k:808 rite.k:807 rite.k:815 rite.k:807 rite.k:810 rite.k:749 rite.k:787 rite.k:807 rite.k:807 rite.k:810 rite.k:806 rite.k:808 rite.k:810 rite.k:811 rite.k:806 rite.k:815 rite.k:811 rite.k:813 rite.k:808 rite.k:811 rite.k:814 rite.k:812 rite.k:815 rite.k:809 rite.k:812 rite.k:809 rite.k:813 rite.k:806 rite.k:814 rite.k:809 rite.k:812 rite.k:808 rite.k:814 rite.k:806 rite.k:813 rite.k:811 rite.k:813 rite.k:811 rite.k:807 rite.k:808 rite.k:814 rite.k:806 rite.k:806 rite.k:810 rite.k:806 rite.k:806 rite.k:807 rite.k:813 rite.k:811 rite.k:811 rite.k:813 rite.k:813 rite.k:811 rite.k:811 rite.k:806 rite.k:807 rite.k:807 rite.k:807 rite.k:806 rite.k:809 rite.k:815 rite.k:814 rite.k:813 rite.k:811 rite.k:813 rite.k:806 rite.k:812 rite.k:814 rite.k:811 rite.k:808 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-10-CTLFireability-00 1087228 m, 217445 m/sec, 1363491 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-10-CTLFireability-00 2239832 m, 230520 m/sec, 2854206 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-COL-10-CTLFireability-00 3352293 m, 222492 m/sec, 4330229 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-COL-10-CTLFireability-00 4458793 m, 221300 m/sec, 5790481 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-COL-10-CTLFireability-00 5537569 m, 215755 m/sec, 7278519 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 PermAdmissibility-COL-10-CTLFireability-00 6667380 m, 225962 m/sec, 8774718 t fired, . for PermAdmissibility-COL-10-CTLFireability-00 (memory limit exceeded) VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 1 0 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS for 19 PermAdmissibility-COL-10-CTLFireability-05 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-COL-10-CTLFireability-05 71950 m, 14390 m/sec, 497052 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-COL-10-CTLFireability-05 144466 m, 14503 m/sec, 1001501 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-COL-10-CTLFireability-05 211927 m, 13492 m/sec, 1522428 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-10-CTLFireability-05 274765 m, 12567 m/sec, 2046397 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-10-CTLFireability-05 340511 m, 13149 m/sec, 2547764 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-10-CTLFireability-05 405972 m, 13092 m/sec, 3034615 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-10-CTLFireability-05 470277 m, 12861 m/sec, 3547598 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-10-CTLFireability-05 533705 m, 12685 m/sec, 4068779 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-10-CTLFireability-05 593610 m, 11981 m/sec, 4598274 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-10-CTLFireability-05 661359 m, 13549 m/sec, 5070885 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-10-CTLFireability-05 728251 m, 13378 m/sec, 5577405 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-10-CTLFireability-05 795451 m, 13440 m/sec, 6095559 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-10-CTLFireability-05 860563 m, 13022 m/sec, 6620414 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-10-CTLFireability-05 924968 m, 12881 m/sec, 7153236 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-10-CTLFireability-05 997758 m, 14558 m/sec, 7694535 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-10-CTLFireability-05 1057784 m, 12005 m/sec, 8192864 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-10-CTLFireability-05 1108810 m, 10205 m/sec, 8700777 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-10-CTLFireability-05 1170315 m, 12301 m/sec, 9226096 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-10-CTLFireability-05 1222039 m, 10344 m/sec, 9753033 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-10-CTLFireability-05 1282131 m, 12018 m/sec, 10286850 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-10-CTLFireability-05 1333743 m, 10322 m/sec, 10815624 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-10-CTLFireability-05 1399815 m, 13214 m/sec, 11284267 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-10-CTLFireability-05 1465608 m, 13158 m/sec, 11760394 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-10-CTLFireability-05 1527201 m, 12318 m/sec, 12267880 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-10-CTLFireability-05 1590212 m, 12602 m/sec, 12789130 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-10-CTLFireability-05 1647926 m, 11542 m/sec, 13303470 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-10-CTLFireability-05 1704967 m, 11408 m/sec, 13842659 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-10-CTLFireability-05 1773067 m, 13620 m/sec, 14295508 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-10-CTLFireability-05 1835226 m, 12431 m/sec, 14803176 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-10-CTLFireability-05 1895782 m, 12111 m/sec, 15324975 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-10-CTLFireability-05 1955097 m, 11863 m/sec, 15845519 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-10-CTLFireability-05 2021445 m, 13269 m/sec, 16396528 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-10-CTLFireability-05 2075525 m, 10816 m/sec, 16906147 t fired, . in use: 32 for PermAdmissibility-COL-10-CTLFireability-05 (local timeout) VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 1 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 77 PermAdmissibility-COL-10-CTLFireability-15 for 19 PermAdmissibility-COL-10-CTLFireability-05 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-10-CTLFireability-15 411958 m, 82391 m/sec, 2400580 t fired, . 1/5 PermAdmissibility-COL-10-CTLFireability-05 70408 m, -401023 m/sec, 485452 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-10-CTLFireability-15 768768 m, 71362 m/sec, 4891204 t fired, . 1/5 PermAdmissibility-COL-10-CTLFireability-05 141598 m, 14238 m/sec, 977622 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-10-CTLFireability-15 1121965 m, 70639 m/sec, 7392333 t fired, . 1/5 PermAdmissibility-COL-10-CTLFireability-05 208668 m, 13414 m/sec, 1492863 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-10-CTLFireability-15 1429754 m, 61557 m/sec, 9969426 t fired, . 2/5 PermAdmissibility-COL-10-CTLFireability-05 269046 m, 12075 m/sec, 1999033 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-10-CTLFireability-15 1803798 m, 74808 m/sec, 12321988 t fired, . 2/5 PermAdmissibility-COL-10-CTLFireability-05 331916 m, 12574 m/sec, 2490873 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-10-CTLFireability-15 2137315 m, 66703 m/sec, 14824602 t fired, . 2/5 PermAdmissibility-COL-10-CTLFireability-05 396267 m, 12870 m/sec, 2968534 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-10-CTLFireability-15 2432154 m, 58967 m/sec, 17397490 t fired, . 2/5 PermAdmissibility-COL-10-CTLFireability-05 460199 m, 12786 m/sec, 3464653 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-COL-10-CTLFireability-15 2718309 m, 57231 m/sec, 19929787 t fired, . 3/5 PermAdmissibility-COL-10-CTLFireability-05 524592 m, 12878 m/sec, 3984613 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-COL-10-CTLFireability-15 3066593 m, 69656 m/sec, 22306906 t fired, . 3/5 PermAdmissibility-COL-10-CTLFireability-05 581834 m, 11448 m/sec, 4498402 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-COL-10-CTLFireability-15 3373484 m, 61378 m/sec, 24739436 t fired, . 3/5 PermAdmissibility-COL-10-CTLFireability-05 647549 m, 13143 m/sec, 4986027 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-COL-10-CTLFireability-15 3673612 m, 60025 m/sec, 27144648 t fired, . 4/5 PermAdmissibility-COL-10-CTLFireability-05 718088 m, 14107 m/sec, 5487907 t fired, . in use: 32 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-COL-10-CTLFireability-15 3947632 m, 54804 m/sec, 29596570 t fired, . 4/5 PermAdmissibility-COL-10-CTLFireability-05 785990 m, 13580 m/sec, 6012112 t fired, . in use: 33 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 PermAdmissibility-COL-10-CTLFireability-15 4264228 m, 63319 m/sec, 31912939 t fired, . 4/5 PermAdmissibility-COL-10-CTLFireability-05 852194 m, 13240 m/sec, 6551103 t fired, . in use: 35 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-COL-10-CTLFireability-15 4606515 m, 68457 m/sec, 34238634 t fired, . 4/5 PermAdmissibility-COL-10-CTLFireability-05 917518 m, 13064 m/sec, 7084777 t fired, . in use: 36 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 PermAdmissibility-COL-10-CTLFireability-15 4906593 m, 60015 m/sec, 36629531 t fired, . 5/5 PermAdmissibility-COL-10-CTLFireability-05 988712 m, 14238 m/sec, 7621196 t fired, . in use: 39 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-COL-10-CTLFireability-15 5225957 m, 63872 m/sec, 39041557 t fired, . 5/5 PermAdmissibility-COL-10-CTLFireability-05 1050175 m, 12292 m/sec, 8119813 t fired, . in use: 40 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-COL-10-CTLFireability-15 5525975 m, 60003 m/sec, 41413515 t fired, . 5/5 PermAdmissibility-COL-10-CTLFireability-05 1100982 m, 10161 m/sec, 8615540 t fired, . in use: 42 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-COL-10-CTLFireability-15 5836142 m, 62033 m/sec, 43885066 t fired, . 5/5 PermAdmissibility-COL-10-CTLFireability-05 1161360 m, 12075 m/sec, 9130572 t fired, . in use: 43 for PermAdmissibility-COL-10-CTLFireability-05 (memory limit exceeded) VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 PermAdmissibility-COL-10-CTLFireability-15 6178356 m, 68442 m/sec, 46365500 t fired, . in use: 44 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 PermAdmissibility-COL-10-CTLFireability-15 6500653 m, 64459 m/sec, 48924666 t fired, . in use: 44 for PermAdmissibility-COL-10-CTLFireability-15 (memory limit exceeded) VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 7 0 0 9 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 44 for 62 PermAdmissibility-COL-10-CTLFireability-10 for PermAdmissibility-COL-10-CTLFireability-10 1123 1129 0.000000 1 for 59 PermAdmissibility-COL-10-CTLFireability-09 for PermAdmissibility-COL-10-CTLFireability-09 161 332 0.000000 1 for 22 PermAdmissibility-COL-10-CTLFireability-06 for PermAdmissibility-COL-10-CTLFireability-06 0.000000 1 for 22 PermAdmissibility-COL-10-CTLFireability-06 for PermAdmissibility-COL-10-CTLFireability-06 0.000000 1 for 22 PermAdmissibility-COL-10-CTLFireability-06 for PermAdmissibility-COL-10-CTLFireability-06 0.000000 1 for 22 PermAdmissibility-COL-10-CTLFireability-06 for PermAdmissibility-COL-10-CTLFireability-06 0.000000 1 for 22 PermAdmissibility-COL-10-CTLFireability-06 for PermAdmissibility-COL-10-CTLFireability-06 0.000000 1 for 22 PermAdmissibility-COL-10-CTLFireability-06 for PermAdmissibility-COL-10-CTLFireability-06 0.000000 1 for 22 PermAdmissibility-COL-10-CTLFireability-06 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 1 0 15 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-10-CTLFireability-06 679095 m, 135819 m/sec, 2900715 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 1 0 15 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-10-CTLFireability-06 1270715 m, 118324 m/sec, 5843084 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 1 0 15 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-10-CTLFireability-06 1824789 m, 110814 m/sec, 8771432 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 1 0 15 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-10-CTLFireability-06 2338710 m, 102784 m/sec, 11630771 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 1 0 15 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-COL-10-CTLFireability-06 2875369 m, 107331 m/sec, 14495163 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 1 0 15 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-COL-10-CTLFireability-06 3391886 m, 103303 m/sec, 17372146 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 1 0 15 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-COL-10-CTLFireability-06 3868903 m, 95403 m/sec, 20204040 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 1 0 15 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 PermAdmissibility-COL-10-CTLFireability-06 4388339 m, 103887 m/sec, 22972981 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 1 0 15 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-COL-10-CTLFireability-06 4842614 m, 90855 m/sec, 25720458 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 1 0 15 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-COL-10-CTLFireability-06 5412919 m, 114061 m/sec, 28527978 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 1 0 15 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-COL-10-CTLFireability-06 5932162 m, 103848 m/sec, 31355557 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 1 0 15 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 PermAdmissibility-COL-10-CTLFireability-06 6401094 m, 93786 m/sec, 34218277 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 1 0 15 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 PermAdmissibility-COL-10-CTLFireability-06 6844154 m, 88612 m/sec, 37083167 t fired, . in use: 44 for PermAdmissibility-COL-10-CTLFireability-06 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 44 for 16 PermAdmissibility-COL-10-CTLFireability-04 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-10-CTLFireability-04 398846 m, 79769 m/sec, 3172467 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-10-CTLFireability-04 727214 m, 65673 m/sec, 6410139 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-10-CTLFireability-04 1061660 m, 66889 m/sec, 9621024 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-10-CTLFireability-04 1360347 m, 59737 m/sec, 12834182 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-10-CTLFireability-04 1679665 m, 63863 m/sec, 16006086 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-10-CTLFireability-04 1990779 m, 62222 m/sec, 19204007 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-10-CTLFireability-04 2273641 m, 56572 m/sec, 22443676 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-COL-10-CTLFireability-04 2527198 m, 50711 m/sec, 25699984 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-COL-10-CTLFireability-04 2784024 m, 51365 m/sec, 28822766 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-COL-10-CTLFireability-04 3107152 m, 64625 m/sec, 31889059 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-COL-10-CTLFireability-04 3394167 m, 57403 m/sec, 35016558 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-COL-10-CTLFireability-04 3670769 m, 55320 m/sec, 38154144 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-COL-10-CTLFireability-04 3938235 m, 53493 m/sec, 41346097 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-COL-10-CTLFireability-04 4169943 m, 46341 m/sec, 44537340 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-COL-10-CTLFireability-04 4462204 m, 58452 m/sec, 47584123 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-COL-10-CTLFireability-04 4773734 m, 62306 m/sec, 50736093 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 PermAdmissibility-COL-10-CTLFireability-04 5040009 m, 53255 m/sec, 53949693 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-COL-10-CTLFireability-04 5294064 m, 50811 m/sec, 57079381 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-COL-10-CTLFireability-04 5561218 m, 53430 m/sec, 60248226 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-COL-10-CTLFireability-04 5799391 m, 47634 m/sec, 63358537 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 PermAdmissibility-COL-10-CTLFireability-04 6080300 m, 56181 m/sec, 66308000 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 PermAdmissibility-COL-10-CTLFireability-04 6415665 m, 67073 m/sec, 69393841 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 PermAdmissibility-COL-10-CTLFireability-04 6711093 m, 59085 m/sec, 72479519 t fired, . in use: 44 for PermAdmissibility-COL-10-CTLFireability-04 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 44 for 13 PermAdmissibility-COL-10-CTLFireability-03 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-10-CTLFireability-03 512679 m, 102535 m/sec, 2079541 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-10-CTLFireability-03 990798 m, 95623 m/sec, 4360592 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-10-CTLFireability-03 1456719 m, 93184 m/sec, 6556795 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-10-CTLFireability-03 1863420 m, 81340 m/sec, 8917625 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-10-CTLFireability-03 2347456 m, 96807 m/sec, 11108547 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-COL-10-CTLFireability-03 2840785 m, 98665 m/sec, 13286147 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-COL-10-CTLFireability-03 3290898 m, 90022 m/sec, 15490400 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-COL-10-CTLFireability-03 3725997 m, 87019 m/sec, 17686092 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-COL-10-CTLFireability-03 4163344 m, 87469 m/sec, 19842277 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-COL-10-CTLFireability-03 4590238 m, 85378 m/sec, 21959170 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 PermAdmissibility-COL-10-CTLFireability-03 4980760 m, 78104 m/sec, 24176470 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-COL-10-CTLFireability-03 5330693 m, 69986 m/sec, 26442449 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-COL-10-CTLFireability-03 5718440 m, 77549 m/sec, 28629367 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 PermAdmissibility-COL-10-CTLFireability-03 6140162 m, 84344 m/sec, 30795779 t fired, . in use: 44 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 PermAdmissibility-COL-10-CTLFireability-03 6564867 m, 84941 m/sec, 32906721 t fired, . in use: 44 for PermAdmissibility-COL-10-CTLFireability-03 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 44 for 10 PermAdmissibility-COL-10-CTLFireability-02 for PermAdmissibility-COL-10-CTLFireability-02 2102 2351 0.000000 1 for 3 PermAdmissibility-COL-10-CTLFireability-01 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-COL-10-CTLFireability-01 40895 m, 8179 m/sec, 375888 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-COL-10-CTLFireability-01 96406 m, 11102 m/sec, 779031 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-COL-10-CTLFireability-01 146475 m, 10013 m/sec, 1175527 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-COL-10-CTLFireability-01 210501 m, 12805 m/sec, 1591667 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-10-CTLFireability-01 259948 m, 9889 m/sec, 1963807 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-10-CTLFireability-01 309884 m, 9987 m/sec, 2360451 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-10-CTLFireability-01 362716 m, 10566 m/sec, 2767203 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-10-CTLFireability-01 412225 m, 9901 m/sec, 3161321 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-10-CTLFireability-01 474774 m, 12509 m/sec, 3569489 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-10-CTLFireability-01 534127 m, 11870 m/sec, 3989622 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-10-CTLFireability-01 578170 m, 8808 m/sec, 4418870 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-10-CTLFireability-01 634017 m, 11169 m/sec, 4831576 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-10-CTLFireability-01 706464 m, 14489 m/sec, 5279317 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-10-CTLFireability-01 748099 m, 8327 m/sec, 5671633 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-10-CTLFireability-01 798080 m, 9996 m/sec, 6065647 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-10-CTLFireability-01 854587 m, 11301 m/sec, 6456820 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-10-CTLFireability-01 894928 m, 8068 m/sec, 6847736 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-10-CTLFireability-01 955625 m, 12139 m/sec, 7273214 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-10-CTLFireability-01 996589 m, 8192 m/sec, 7694190 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-10-CTLFireability-01 1060376 m, 12757 m/sec, 8115668 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-10-CTLFireability-01 1100478 m, 8020 m/sec, 8479582 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-10-CTLFireability-01 1150403 m, 9985 m/sec, 8912701 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-10-CTLFireability-01 1213851 m, 12689 m/sec, 9315682 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-10-CTLFireability-01 1267296 m, 10689 m/sec, 9746851 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-10-CTLFireability-01 1319268 m, 10394 m/sec, 10167995 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-10-CTLFireability-01 1379598 m, 12066 m/sec, 10569888 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-10-CTLFireability-01 1423199 m, 8720 m/sec, 10945160 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-10-CTLFireability-01 1483902 m, 12140 m/sec, 11375740 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-10-CTLFireability-01 1538530 m, 10925 m/sec, 11781573 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-10-CTLFireability-01 1597004 m, 11694 m/sec, 12198463 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-10-CTLFireability-01 1655740 m, 11747 m/sec, 12631110 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-10-CTLFireability-01 1708570 m, 10566 m/sec, 13047155 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-10-CTLFireability-01 1773854 m, 13056 m/sec, 13478619 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-10-CTLFireability-01 1830630 m, 11355 m/sec, 13899942 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-10-CTLFireability-01 1891770 m, 12228 m/sec, 14320794 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-10-CTLFireability-01 1949539 m, 11553 m/sec, 14738795 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-10-CTLFireability-01 2005093 m, 11110 m/sec, 15159162 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-10-CTLFireability-01 2060063 m, 10994 m/sec, 15569559 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-10-CTLFireability-01 2108854 m, 9758 m/sec, 15968598 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-10-CTLFireability-01 2171777 m, 12584 m/sec, 16372254 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-10-CTLFireability-01 2227413 m, 11127 m/sec, 16770718 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-10-CTLFireability-01 2270209 m, 8559 m/sec, 17172382 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-10-CTLFireability-01 2328422 m, 11642 m/sec, 17575828 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-10-CTLFireability-01 2389387 m, 12193 m/sec, 17988849 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-10-CTLFireability-01 2446611 m, 11444 m/sec, 18418364 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-10-CTLFireability-01 2505167 m, 11711 m/sec, 18853183 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-10-CTLFireability-01 2550512 m, 9069 m/sec, 19230097 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-10-CTLFireability-01 2599362 m, 9770 m/sec, 19645413 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-10-CTLFireability-01 2658839 m, 11895 m/sec, 20085094 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-10-CTLFireability-01 2711750 m, 10582 m/sec, 20513066 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-10-CTLFireability-01 2765317 m, 10713 m/sec, 20953716 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-10-CTLFireability-01 2823885 m, 11713 m/sec, 21417329 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-10-CTLFireability-01 2893755 m, 13974 m/sec, 21867587 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-COL-10-CTLFireability-01 2939116 m, 9072 m/sec, 22269222 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-COL-10-CTLFireability-01 2997893 m, 11755 m/sec, 22665575 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-COL-10-CTLFireability-01 3038978 m, 8217 m/sec, 23061798 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-COL-10-CTLFireability-01 3098952 m, 11994 m/sec, 23487502 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-COL-10-CTLFireability-01 3148767 m, 9963 m/sec, 23926222 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-COL-10-CTLFireability-01 3200716 m, 10389 m/sec, 24304275 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-COL-10-CTLFireability-01 3247704 m, 9397 m/sec, 24736067 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-COL-10-CTLFireability-01 3310567 m, 12572 m/sec, 25148816 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-COL-10-CTLFireability-01 3368951 m, 11676 m/sec, 25579793 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-COL-10-CTLFireability-01 3418094 m, 9828 m/sec, 26005634 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-COL-10-CTLFireability-01 3459613 m, 8303 m/sec, 26397222 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-COL-10-CTLFireability-01 3507943 m, 9666 m/sec, 26815631 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-COL-10-CTLFireability-01 3558387 m, 10088 m/sec, 27250181 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-COL-10-CTLFireability-01 3605404 m, 9403 m/sec, 27679869 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-COL-10-CTLFireability-01 3662989 m, 11517 m/sec, 28136183 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-COL-10-CTLFireability-01 3729011 m, 13204 m/sec, 28548212 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-COL-10-CTLFireability-01 3783758 m, 10949 m/sec, 28960542 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-COL-10-CTLFireability-01 3835850 m, 10418 m/sec, 29390871 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-COL-10-CTLFireability-01 3885229 m, 9875 m/sec, 29807622 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-COL-10-CTLFireability-01 3952132 m, 13380 m/sec, 30223295 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-COL-10-CTLFireability-01 4010168 m, 11607 m/sec, 30649740 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-COL-10-CTLFireability-01 4065174 m, 11001 m/sec, 31064705 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-COL-10-CTLFireability-01 4125400 m, 12045 m/sec, 31498638 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-COL-10-CTLFireability-01 4176694 m, 10258 m/sec, 31918411 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-COL-10-CTLFireability-01 4236208 m, 11902 m/sec, 32369144 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-COL-10-CTLFireability-01 4299061 m, 12570 m/sec, 32823944 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-COL-10-CTLFireability-01 4357269 m, 11641 m/sec, 33246487 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-COL-10-CTLFireability-01 4415356 m, 11617 m/sec, 33689636 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-COL-10-CTLFireability-01 4487165 m, 14361 m/sec, 34151368 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-COL-10-CTLFireability-01 4540737 m, 10714 m/sec, 34578029 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-COL-10-CTLFireability-01 4581388 m, 8130 m/sec, 34971827 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-COL-10-CTLFireability-01 4646495 m, 13021 m/sec, 35383072 t fired, . in use: 44 for PermAdmissibility-COL-10-CTLFireability-01 (local timeout) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 1 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 44 for 71 PermAdmissibility-COL-10-CTLFireability-13 for 3 PermAdmissibility-COL-10-CTLFireability-01 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-10-CTLFireability-13 1418725 m, 283745 m/sec, 2325402 t fired, . 1/5 PermAdmissibility-COL-10-CTLFireability-01 41288 m, -921041 m/sec, 378623 t fired, . in use: 44 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-COL-10-CTLFireability-13 2764000 m, 269055 m/sec, 4606278 t fired, . 1/5 PermAdmissibility-COL-10-CTLFireability-01 94172 m, 10576 m/sec, 766716 t fired, . in use: 45 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-COL-10-CTLFireability-13 4066472 m, 260494 m/sec, 6810253 t fired, . 1/5 PermAdmissibility-COL-10-CTLFireability-01 143770 m, 9919 m/sec, 1147361 t fired, . in use: 51 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-COL-10-CTLFireability-13 5406658 m, 268037 m/sec, 9162987 t fired, . 1/5 PermAdmissibility-COL-10-CTLFireability-01 206837 m, 12613 m/sec, 1570271 t fired, . in use: 58 for PermAdmissibility-COL-10-CTLFireability-13 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-COL-10-CTLFireability-01 259739 m, 10580 m/sec, 1961932 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-COL-10-CTLFireability-01 307506 m, 9553 m/sec, 2336554 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-COL-10-CTLFireability-01 358724 m, 10243 m/sec, 2745102 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-COL-10-CTLFireability-01 411120 m, 10479 m/sec, 3150493 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-COL-10-CTLFireability-01 474604 m, 12696 m/sec, 3568198 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-COL-10-CTLFireability-01 532949 m, 11669 m/sec, 3979470 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-COL-10-CTLFireability-01 576980 m, 8806 m/sec, 4413390 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-COL-10-CTLFireability-01 635067 m, 11617 m/sec, 4835692 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-COL-10-CTLFireability-01 708171 m, 14620 m/sec, 5289966 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-COL-10-CTLFireability-01 750357 m, 8437 m/sec, 5692418 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-COL-10-CTLFireability-01 803069 m, 10542 m/sec, 6091839 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-COL-10-CTLFireability-01 857754 m, 10937 m/sec, 6487608 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-COL-10-CTLFireability-01 898785 m, 8206 m/sec, 6884903 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-COL-10-CTLFireability-01 961811 m, 12605 m/sec, 7317736 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-COL-10-CTLFireability-01 1000852 m, 7808 m/sec, 7739829 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-COL-10-CTLFireability-01 1065038 m, 12837 m/sec, 8152877 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-COL-10-CTLFireability-01 1105257 m, 8043 m/sec, 8530823 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-COL-10-CTLFireability-01 1160857 m, 11120 m/sec, 8969551 t fired, . in use: 64 for PermAdmissibility-COL-10-CTLFireability-01 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 64 for 65 PermAdmissibility-COL-10-CTLFireability-11 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-10-CTLFireability-11 368948 m, 73789 m/sec, 2277894 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-10-CTLFireability-11 720241 m, 70258 m/sec, 4825442 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-10-CTLFireability-11 1035045 m, 62960 m/sec, 7447043 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-10-CTLFireability-11 1337786 m, 60548 m/sec, 10100515 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-10-CTLFireability-11 1660441 m, 64531 m/sec, 12641616 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-10-CTLFireability-11 1947789 m, 57469 m/sec, 15274268 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-10-CTLFireability-11 2222055 m, 54853 m/sec, 17978055 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-10-CTLFireability-11 2573402 m, 70269 m/sec, 20381971 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-COL-10-CTLFireability-11 2886783 m, 62676 m/sec, 22804641 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-COL-10-CTLFireability-11 3155648 m, 53773 m/sec, 25341926 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-COL-10-CTLFireability-11 3408551 m, 50580 m/sec, 27969543 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-COL-10-CTLFireability-11 3736696 m, 65629 m/sec, 30344019 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-COL-10-CTLFireability-11 4063976 m, 65456 m/sec, 32604565 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-COL-10-CTLFireability-11 4342040 m, 55612 m/sec, 34998352 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-COL-10-CTLFireability-11 4644873 m, 60566 m/sec, 37503082 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-COL-10-CTLFireability-11 4922267 m, 55478 m/sec, 40039496 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 PermAdmissibility-COL-10-CTLFireability-11 5172414 m, 50029 m/sec, 42573266 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-COL-10-CTLFireability-11 5418425 m, 49202 m/sec, 45099897 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-COL-10-CTLFireability-11 5671811 m, 50677 m/sec, 47709236 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-COL-10-CTLFireability-11 5949004 m, 55438 m/sec, 50110622 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 PermAdmissibility-COL-10-CTLFireability-11 6169006 m, 44000 m/sec, 52590250 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 PermAdmissibility-COL-10-CTLFireability-11 6413000 m, 48798 m/sec, 55086897 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 PermAdmissibility-COL-10-CTLFireability-11 6724074 m, 62214 m/sec, 57312243 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 PermAdmissibility-COL-10-CTLFireability-11 6983887 m, 51962 m/sec, 59506015 t fired, . in use: 64 for PermAdmissibility-COL-10-CTLFireability-11 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 64 for 56 PermAdmissibility-COL-10-CTLFireability-08 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-10-CTLFireability-08 366946 m, 73389 m/sec, 2916177 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-10-CTLFireability-08 696225 m, 65855 m/sec, 6098063 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-10-CTLFireability-08 1027357 m, 66226 m/sec, 9243382 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-10-CTLFireability-08 1325317 m, 59592 m/sec, 12382538 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-COL-10-CTLFireability-08 1629300 m, 60796 m/sec, 15524007 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-10-CTLFireability-08 1942673 m, 62674 m/sec, 18671287 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-10-CTLFireability-08 2229265 m, 57318 m/sec, 21843118 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-10-CTLFireability-08 2480873 m, 50321 m/sec, 25034455 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-COL-10-CTLFireability-08 2710738 m, 45973 m/sec, 28041169 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-COL-10-CTLFireability-08 3021940 m, 62240 m/sec, 31037541 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-COL-10-CTLFireability-08 3316724 m, 58956 m/sec, 34116293 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-COL-10-CTLFireability-08 3580315 m, 52718 m/sec, 37217373 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-COL-10-CTLFireability-08 3851224 m, 54181 m/sec, 40319427 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-COL-10-CTLFireability-08 4094818 m, 48718 m/sec, 43447082 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 PermAdmissibility-COL-10-CTLFireability-08 4337677 m, 48571 m/sec, 46470444 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-COL-10-CTLFireability-08 4665628 m, 65590 m/sec, 49593277 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 PermAdmissibility-COL-10-CTLFireability-08 4946062 m, 56086 m/sec, 52740330 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-COL-10-CTLFireability-08 5187550 m, 48297 m/sec, 55877194 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-COL-10-CTLFireability-08 5456554 m, 53800 m/sec, 58942356 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-COL-10-CTLFireability-08 5694864 m, 47662 m/sec, 62053458 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 PermAdmissibility-COL-10-CTLFireability-08 5942004 m, 49428 m/sec, 64976249 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 PermAdmissibility-COL-10-CTLFireability-08 6262416 m, 64082 m/sec, 67908666 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 PermAdmissibility-COL-10-CTLFireability-08 6551991 m, 57915 m/sec, 70924195 t fired, . in use: 64 for PermAdmissibility-COL-10-CTLFireability-08 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 64 for 68 PermAdmissibility-COL-10-CTLFireability-12 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-10-CTLFireability-12 476069 m, 95213 m/sec, 1956437 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-10-CTLFireability-12 925027 m, 89791 m/sec, 4194680 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-10-CTLFireability-12 1371252 m, 89245 m/sec, 6393267 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-10-CTLFireability-12 1784450 m, 82639 m/sec, 8667320 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-10-CTLFireability-12 2215112 m, 86132 m/sec, 10886927 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-COL-10-CTLFireability-12 2637677 m, 84513 m/sec, 13120066 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-COL-10-CTLFireability-12 3011417 m, 74748 m/sec, 15454522 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-COL-10-CTLFireability-12 3372042 m, 72125 m/sec, 17779678 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-COL-10-CTLFireability-12 3793375 m, 84266 m/sec, 19913761 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-COL-10-CTLFireability-12 4202877 m, 81900 m/sec, 22116800 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-COL-10-CTLFireability-12 4586707 m, 76766 m/sec, 24366005 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 PermAdmissibility-COL-10-CTLFireability-12 4969314 m, 76521 m/sec, 26633684 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-COL-10-CTLFireability-12 5308122 m, 67761 m/sec, 28967046 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-COL-10-CTLFireability-12 5726952 m, 83766 m/sec, 31122372 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 PermAdmissibility-COL-10-CTLFireability-12 6133490 m, 81307 m/sec, 33363959 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 PermAdmissibility-COL-10-CTLFireability-12 6494476 m, 72197 m/sec, 35670137 t fired, . in use: 64 for PermAdmissibility-COL-10-CTLFireability-12 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 64 for 53 PermAdmissibility-COL-10-CTLFireability-07 for PermAdmissibility-COL-10-CTLFireability-07 161 418 0.000000 1 for 74 PermAdmissibility-COL-10-CTLFireability-14 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-COL-10-CTLFireability-14 227606 m, 45521 m/sec, 2085777 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-COL-10-CTLFireability-14 444368 m, 43352 m/sec, 4463386 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-COL-10-CTLFireability-14 655329 m, 42192 m/sec, 6886177 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-COL-10-CTLFireability-14 871493 m, 43232 m/sec, 9288299 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-COL-10-CTLFireability-14 1072943 m, 40290 m/sec, 11762098 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-10-CTLFireability-14 1271004 m, 39612 m/sec, 14232461 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-COL-10-CTLFireability-14 1459775 m, 37754 m/sec, 16797226 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-10-CTLFireability-14 1682784 m, 44601 m/sec, 19184834 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-COL-10-CTLFireability-14 1885079 m, 40459 m/sec, 21653508 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-COL-10-CTLFireability-14 2085684 m, 40121 m/sec, 24159887 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-COL-10-CTLFireability-14 2273366 m, 37536 m/sec, 26710818 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-COL-10-CTLFireability-14 2450329 m, 35392 m/sec, 29268600 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-COL-10-CTLFireability-14 2617193 m, 33372 m/sec, 31898221 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-COL-10-CTLFireability-14 2797863 m, 36134 m/sec, 34294668 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-COL-10-CTLFireability-14 3001804 m, 40788 m/sec, 36580953 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-COL-10-CTLFireability-14 3192076 m, 38054 m/sec, 38956637 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-COL-10-CTLFireability-14 3378556 m, 37296 m/sec, 41315299 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-COL-10-CTLFireability-14 3560515 m, 36391 m/sec, 43745876 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-COL-10-CTLFireability-14 3752867 m, 38470 m/sec, 46180138 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-COL-10-CTLFireability-14 3928505 m, 35127 m/sec, 48695992 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-COL-10-CTLFireability-14 4096274 m, 33553 m/sec, 51263665 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 PermAdmissibility-COL-10-CTLFireability-14 4247776 m, 30300 m/sec, 53646663 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-COL-10-CTLFireability-14 4444702 m, 39385 m/sec, 55879110 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-COL-10-CTLFireability-14 4634461 m, 37951 m/sec, 58152144 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-COL-10-CTLFireability-14 4829354 m, 38978 m/sec, 60616898 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 PermAdmissibility-COL-10-CTLFireability-14 5004925 m, 35114 m/sec, 63165040 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-COL-10-CTLFireability-14 5177223 m, 34459 m/sec, 65733185 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-COL-10-CTLFireability-14 5359071 m, 36369 m/sec, 68105753 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-COL-10-CTLFireability-14 5528228 m, 33831 m/sec, 70558019 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-COL-10-CTLFireability-14 5690976 m, 32549 m/sec, 73044867 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-COL-10-CTLFireability-14 5853100 m, 32424 m/sec, 75420597 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 PermAdmissibility-COL-10-CTLFireability-14 6030416 m, 35463 m/sec, 77728515 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 PermAdmissibility-COL-10-CTLFireability-14 6244798 m, 42876 m/sec, 79913114 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 PermAdmissibility-COL-10-CTLFireability-14 6440797 m, 39199 m/sec, 82237900 t fired, . in use: 64 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 PermAdmissibility-COL-10-CTLFireability-14 6627186 m, 37277 m/sec, 84570687 t fired, . in use: 64 for PermAdmissibility-COL-10-CTLFireability-14 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 15 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 64 tasks 16 VALUE PRODUCED BY CTL unknown AGGR CONJ unknown CONJ CTL true CTL model checker CTL unknown AGGR CTL unknown AGGR AXAF unknown AGGR DISJ unknown DISJ CTL true CTL model checker CTL unknown AGGR CTL false CTL model checker CTL true CTL model checker CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR in use: 64

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-COL-10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is PermAdmissibility-COL-10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r262-smll-167863537400482"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-COL-10.tgz
mv PermAdmissibility-COL-10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;