fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r262-smll-167863537200395
Last Updated
May 14, 2023

About the Execution of LoLA for ParamProductionCell-PT-4

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1011.415 49378.00 49763.00 348.20 TFTTFFTFFFFFFTFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r262-smll-167863537200395.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is ParamProductionCell-PT-4, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r262-smll-167863537200395
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 652K
-rw-r--r-- 1 mcc users 9.3K Feb 26 17:17 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K Feb 26 17:17 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.0K Feb 26 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 26 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.8K Feb 25 16:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Feb 25 16:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 16:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 17:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 117K Feb 26 17:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.1K Feb 26 17:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 26 17:18 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 16:30 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:30 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 174K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ParamProductionCell-PT-4-LTLCardinality-00
FORMULA_NAME ParamProductionCell-PT-4-LTLCardinality-01
FORMULA_NAME ParamProductionCell-PT-4-LTLCardinality-02
FORMULA_NAME ParamProductionCell-PT-4-LTLCardinality-03
FORMULA_NAME ParamProductionCell-PT-4-LTLCardinality-04
FORMULA_NAME ParamProductionCell-PT-4-LTLCardinality-05
FORMULA_NAME ParamProductionCell-PT-4-LTLCardinality-06
FORMULA_NAME ParamProductionCell-PT-4-LTLCardinality-07
FORMULA_NAME ParamProductionCell-PT-4-LTLCardinality-08
FORMULA_NAME ParamProductionCell-PT-4-LTLCardinality-09
FORMULA_NAME ParamProductionCell-PT-4-LTLCardinality-10
FORMULA_NAME ParamProductionCell-PT-4-LTLCardinality-11
FORMULA_NAME ParamProductionCell-PT-4-LTLCardinality-12
FORMULA_NAME ParamProductionCell-PT-4-LTLCardinality-13
FORMULA_NAME ParamProductionCell-PT-4-LTLCardinality-14
FORMULA_NAME ParamProductionCell-PT-4-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678878310412

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ParamProductionCell-PT-4
Not applying reductions.
Model is PT
LTLCardinality PT
starting LoLA
BK_INPUT ParamProductionCell-PT-4
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLCardinality

FORMULA ParamProductionCell-PT-4-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-LTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-LTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-LTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-LTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-LTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678878359790

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:518
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 4 (type EXCL) for 3 ParamProductionCell-PT-4-LTLCardinality-01
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 4 (type EXCL) for ParamProductionCell-PT-4-LTLCardinality-01
lola: result : false
lola: markings : 3370
lola: fired transitions : 5641
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 29 (type EXCL) for 28 ParamProductionCell-PT-4-LTLCardinality-08
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for ParamProductionCell-PT-4-LTLCardinality-08
lola: result : false
lola: markings : 395
lola: fired transitions : 395
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 44 (type EXCL) for 43 ParamProductionCell-PT-4-LTLCardinality-13
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for ParamProductionCell-PT-4-LTLCardinality-13
lola: result : true
lola: markings : 27
lola: fired transitions : 53
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 ParamProductionCell-PT-4-LTLCardinality-07
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for ParamProductionCell-PT-4-LTLCardinality-07
lola: result : false
lola: markings : 395
lola: fired transitions : 395
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 ParamProductionCell-PT-4-LTLCardinality-05
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for ParamProductionCell-PT-4-LTLCardinality-05
lola: result : false
lola: markings : 395
lola: fired transitions : 395
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 9 (type EXCL) for 6 ParamProductionCell-PT-4-LTLCardinality-02
lola: time limit : 240 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-LTLCardinality-01: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-05: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-07: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-08: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-13: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-LTLCardinality-00: F 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
ParamProductionCell-PT-4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 LTL EXCL 5/300 9/32 ParamProductionCell-PT-4-LTLCardinality-02 1220584 m, 244116 m/sec, 3952266 t fired, .

Time elapsed: 5 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-LTLCardinality-01: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-05: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-07: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-08: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-13: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-LTLCardinality-00: F 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
ParamProductionCell-PT-4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 LTL EXCL 10/300 16/32 ParamProductionCell-PT-4-LTLCardinality-02 2233402 m, 202563 m/sec, 8123742 t fired, .

Time elapsed: 10 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-LTLCardinality-01: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-05: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-07: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-08: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-13: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-LTLCardinality-00: F 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
ParamProductionCell-PT-4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 LTL EXCL 15/300 21/32 ParamProductionCell-PT-4-LTLCardinality-02 3098522 m, 173024 m/sec, 12280435 t fired, .

Time elapsed: 15 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-LTLCardinality-01: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-05: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-07: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-08: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-13: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-LTLCardinality-00: F 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
ParamProductionCell-PT-4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 LTL EXCL 20/300 26/32 ParamProductionCell-PT-4-LTLCardinality-02 3838944 m, 148084 m/sec, 16646716 t fired, .

Time elapsed: 20 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-LTLCardinality-01: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-05: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-07: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-08: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-13: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-LTLCardinality-00: F 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
ParamProductionCell-PT-4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 LTL EXCL 25/300 30/32 ParamProductionCell-PT-4-LTLCardinality-02 4546452 m, 141501 m/sec, 21116010 t fired, .

Time elapsed: 25 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 9 (type EXCL) for ParamProductionCell-PT-4-LTLCardinality-02
lola: result : true
lola: markings : 4747354
lola: fired transitions : 23953882
lola: time used : 29.000000
lola: memory pages used : 31
lola: LAUNCH task # 50 (type EXCL) for 49 ParamProductionCell-PT-4-LTLCardinality-15
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for ParamProductionCell-PT-4-LTLCardinality-15
lola: result : false
lola: markings : 423
lola: fired transitions : 425
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 ParamProductionCell-PT-4-LTLCardinality-14
lola: time limit : 357 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for ParamProductionCell-PT-4-LTLCardinality-14
lola: result : false
lola: markings : 395
lola: fired transitions : 395
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 ParamProductionCell-PT-4-LTLCardinality-12
lola: time limit : 396 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-LTLCardinality-01: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-05: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-07: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-08: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-13: LTL true LTL model checker
ParamProductionCell-PT-4-LTLCardinality-14: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-LTLCardinality-00: F 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-02: CONJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 1/396 3/32 ParamProductionCell-PT-4-LTLCardinality-12 355609 m, 71121 m/sec, 1297310 t fired, .

Time elapsed: 30 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-LTLCardinality-01: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-05: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-07: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-08: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-13: LTL true LTL model checker
ParamProductionCell-PT-4-LTLCardinality-14: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-LTLCardinality-00: F 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-02: CONJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 6/396 11/32 ParamProductionCell-PT-4-LTLCardinality-12 1476808 m, 224239 m/sec, 5703007 t fired, .

Time elapsed: 35 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 41 (type EXCL) for ParamProductionCell-PT-4-LTLCardinality-12
lola: result : false
lola: markings : 1606274
lola: fired transitions : 6244905
lola: time used : 7.000000
lola: memory pages used : 12
lola: LAUNCH task # 38 (type EXCL) for 37 ParamProductionCell-PT-4-LTLCardinality-11
lola: time limit : 445 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-LTLCardinality-01: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-05: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-07: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-08: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-12: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-13: LTL true LTL model checker
ParamProductionCell-PT-4-LTLCardinality-14: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-LTLCardinality-00: F 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-02: CONJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 4/445 7/32 ParamProductionCell-PT-4-LTLCardinality-11 977241 m, 195448 m/sec, 3221273 t fired, .

Time elapsed: 40 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-LTLCardinality-01: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-05: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-07: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-08: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-12: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-13: LTL true LTL model checker
ParamProductionCell-PT-4-LTLCardinality-14: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-LTLCardinality-00: F 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-02: CONJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 9/445 14/32 ParamProductionCell-PT-4-LTLCardinality-11 1981284 m, 200808 m/sec, 7121666 t fired, .

Time elapsed: 45 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 38 (type EXCL) for ParamProductionCell-PT-4-LTLCardinality-11
lola: result : false
lola: markings : 2410135
lola: fired transitions : 9828061
lola: time used : 13.000000
lola: memory pages used : 17
lola: LAUNCH task # 35 (type EXCL) for 34 ParamProductionCell-PT-4-LTLCardinality-10
lola: time limit : 507 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for ParamProductionCell-PT-4-LTLCardinality-10
lola: result : false
lola: markings : 401
lola: fired transitions : 401
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 0 ParamProductionCell-PT-4-LTLCardinality-00
lola: time limit : 591 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for ParamProductionCell-PT-4-LTLCardinality-00
lola: result : false
lola: markings : 163
lola: fired transitions : 192
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 11 (type EXCL) for 6 ParamProductionCell-PT-4-LTLCardinality-02
lola: time limit : 710 sec
lola: memory limit: 32 pages
lola: FINISHED task # 11 (type EXCL) for ParamProductionCell-PT-4-LTLCardinality-02
lola: result : true
lola: markings : 42915
lola: fired transitions : 63447
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 ParamProductionCell-PT-4-LTLCardinality-03
lola: time limit : 887 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for ParamProductionCell-PT-4-LTLCardinality-03
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 ParamProductionCell-PT-4-LTLCardinality-06
lola: time limit : 1183 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for ParamProductionCell-PT-4-LTLCardinality-06
lola: result : true
lola: markings : 32377
lola: fired transitions : 37568
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 ParamProductionCell-PT-4-LTLCardinality-04
lola: time limit : 1775 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for ParamProductionCell-PT-4-LTLCardinality-04
lola: result : false
lola: markings : 1468
lola: fired transitions : 1488
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 ParamProductionCell-PT-4-LTLCardinality-09
lola: time limit : 3551 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for ParamProductionCell-PT-4-LTLCardinality-09
lola: result : false
lola: markings : 333
lola: fired transitions : 334
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-LTLCardinality-00: F true state space / EG
ParamProductionCell-PT-4-LTLCardinality-01: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-02: CONJ true CONJ
ParamProductionCell-PT-4-LTLCardinality-03: LTL true LTL model checker
ParamProductionCell-PT-4-LTLCardinality-04: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-05: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-06: LTL true LTL model checker
ParamProductionCell-PT-4-LTLCardinality-07: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-08: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-09: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-10: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-11: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-12: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-13: LTL true LTL model checker
ParamProductionCell-PT-4-LTLCardinality-14: LTL false LTL model checker
ParamProductionCell-PT-4-LTLCardinality-15: LTL false LTL model checker


Time elapsed: 49 secs. Pages in use: 31

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ParamProductionCell-PT-4"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is ParamProductionCell-PT-4, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r262-smll-167863537200395"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ParamProductionCell-PT-4.tgz
mv ParamProductionCell-PT-4 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;