About the Execution of LoLA for NoC3x3-PT-5A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 12402.500 | 747215.00 | 738763.00 | 2143.00 | ?F??T????TFFT?TT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r262-smll-167863537100290.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is NoC3x3-PT-5A, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r262-smll-167863537100290
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 696K
-rw-r--r-- 1 mcc users 7.4K Feb 26 09:49 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K Feb 26 09:49 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.7K Feb 26 09:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 66K Feb 26 09:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:28 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:28 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:28 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:28 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.1K Feb 26 09:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 82K Feb 26 09:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.8K Feb 26 09:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 77K Feb 26 09:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 16:28 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:28 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 248K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NoC3x3-PT-5A-CTLFireability-00
FORMULA_NAME NoC3x3-PT-5A-CTLFireability-01
FORMULA_NAME NoC3x3-PT-5A-CTLFireability-02
FORMULA_NAME NoC3x3-PT-5A-CTLFireability-03
FORMULA_NAME NoC3x3-PT-5A-CTLFireability-04
FORMULA_NAME NoC3x3-PT-5A-CTLFireability-05
FORMULA_NAME NoC3x3-PT-5A-CTLFireability-06
FORMULA_NAME NoC3x3-PT-5A-CTLFireability-07
FORMULA_NAME NoC3x3-PT-5A-CTLFireability-08
FORMULA_NAME NoC3x3-PT-5A-CTLFireability-09
FORMULA_NAME NoC3x3-PT-5A-CTLFireability-10
FORMULA_NAME NoC3x3-PT-5A-CTLFireability-11
FORMULA_NAME NoC3x3-PT-5A-CTLFireability-12
FORMULA_NAME NoC3x3-PT-5A-CTLFireability-13
FORMULA_NAME NoC3x3-PT-5A-CTLFireability-14
FORMULA_NAME NoC3x3-PT-5A-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678814662810
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=NoC3x3-PT-5A
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT NoC3x3-PT-5A
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA NoC3x3-PT-5A-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5A-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5A-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5A-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5A-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5A-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5A-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5A-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678815410025
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 10 (type EXCL) for 9 NoC3x3-PT-5A-CTLFireability-03
lola: time limit : 137 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-11: AXAG 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-5A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 4/198 3/32 NoC3x3-PT-5A-CTLFireability-03 538806 m, 107761 m/sec, 1474417 t fired, .
Time elapsed: 31 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-11: AXAG 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-5A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 9/198 6/32 NoC3x3-PT-5A-CTLFireability-03 1184558 m, 129150 m/sec, 3230720 t fired, .
Time elapsed: 36 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-11: AXAG 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-5A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 14/198 9/32 NoC3x3-PT-5A-CTLFireability-03 1810298 m, 125148 m/sec, 4963812 t fired, .
Time elapsed: 41 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-11: AXAG 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-5A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 19/198 11/32 NoC3x3-PT-5A-CTLFireability-03 2423208 m, 122582 m/sec, 6676711 t fired, .
Time elapsed: 46 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-11: AXAG 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-5A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 24/198 14/32 NoC3x3-PT-5A-CTLFireability-03 3022397 m, 119837 m/sec, 8336196 t fired, .
Time elapsed: 51 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-11: AXAG 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-5A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 29/198 16/32 NoC3x3-PT-5A-CTLFireability-03 3624390 m, 120398 m/sec, 10028591 t fired, .
Time elapsed: 56 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-11: AXAG 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-5A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 34/198 19/32 NoC3x3-PT-5A-CTLFireability-03 4223690 m, 119860 m/sec, 11719398 t fired, .
Time elapsed: 61 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-11: AXAG 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-5A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 39/198 22/32 NoC3x3-PT-5A-CTLFireability-03 4825298 m, 120321 m/sec, 13401385 t fired, .
Time elapsed: 66 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-11: AXAG 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-5A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 44/198 24/32 NoC3x3-PT-5A-CTLFireability-03 5427511 m, 120442 m/sec, 15062641 t fired, .
Time elapsed: 71 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-11: AXAG 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-5A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 49/198 27/32 NoC3x3-PT-5A-CTLFireability-03 6060186 m, 126535 m/sec, 16779835 t fired, .
Time elapsed: 76 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-11: AXAG 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-5A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 54/198 30/32 NoC3x3-PT-5A-CTLFireability-03 6677067 m, 123376 m/sec, 18541303 t fired, .
Time elapsed: 81 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for NoC3x3-PT-5A-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-11: AXAG 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-5A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 56 (type EXCL) for 33 NoC3x3-PT-5A-CTLFireability-11
lola: time limit : 206 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for NoC3x3-PT-5A-CTLFireability-11
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 53 NoC3x3-PT-5A-CTLFireability-15
lola: time limit : 219 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for NoC3x3-PT-5A-CTLFireability-15
lola: result : true
lola: markings : 49
lola: fired transitions : 196
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 42 NoC3x3-PT-5A-CTLFireability-14
lola: time limit : 234 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for NoC3x3-PT-5A-CTLFireability-14
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 42 NoC3x3-PT-5A-CTLFireability-14
lola: time limit : 251 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 5/251 5/32 NoC3x3-PT-5A-CTLFireability-14 1099371 m, 219874 m/sec, 1971954 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 10/251 10/32 NoC3x3-PT-5A-CTLFireability-14 2078444 m, 195814 m/sec, 3975265 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 15/251 14/32 NoC3x3-PT-5A-CTLFireability-14 2927663 m, 169843 m/sec, 5914906 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 20/251 18/32 NoC3x3-PT-5A-CTLFireability-14 3714756 m, 157418 m/sec, 7804748 t fired, .
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 25/251 21/32 NoC3x3-PT-5A-CTLFireability-14 4474902 m, 152029 m/sec, 9673964 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 30/251 24/32 NoC3x3-PT-5A-CTLFireability-14 5210587 m, 147137 m/sec, 11519081 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 35/251 28/32 NoC3x3-PT-5A-CTLFireability-14 5921090 m, 142100 m/sec, 13354562 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 40/251 31/32 NoC3x3-PT-5A-CTLFireability-14 6619276 m, 139637 m/sec, 15174153 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 49 (type EXCL) for NoC3x3-PT-5A-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-14: DISJ 0 1 0 0 4 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 42 NoC3x3-PT-5A-CTLFireability-14
lola: time limit : 266 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for NoC3x3-PT-5A-CTLFireability-14
lola: result : true
lola: markings : 48
lola: fired transitions : 48
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 NoC3x3-PT-5A-CTLFireability-12
lola: time limit : 289 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for NoC3x3-PT-5A-CTLFireability-12
lola: result : true
lola: markings : 49
lola: fired transitions : 99
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 NoC3x3-PT-5A-CTLFireability-10
lola: time limit : 315 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for NoC3x3-PT-5A-CTLFireability-10
lola: result : false
lola: markings : 49
lola: fired transitions : 294
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 NoC3x3-PT-5A-CTLFireability-09
lola: time limit : 346 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for NoC3x3-PT-5A-CTLFireability-09
lola: result : true
lola: markings : 49
lola: fired transitions : 147
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 NoC3x3-PT-5A-CTLFireability-06
lola: time limit : 385 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/385 1/32 NoC3x3-PT-5A-CTLFireability-06 77682 m, 15536 m/sec, 134416 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/385 1/32 NoC3x3-PT-5A-CTLFireability-06 157999 m, 16063 m/sec, 274808 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/385 2/32 NoC3x3-PT-5A-CTLFireability-06 241672 m, 16734 m/sec, 423562 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/385 2/32 NoC3x3-PT-5A-CTLFireability-06 329335 m, 17532 m/sec, 584652 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/385 2/32 NoC3x3-PT-5A-CTLFireability-06 409645 m, 16062 m/sec, 723659 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/385 3/32 NoC3x3-PT-5A-CTLFireability-06 499236 m, 17918 m/sec, 877248 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/385 3/32 NoC3x3-PT-5A-CTLFireability-06 587369 m, 17626 m/sec, 1031094 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 40/385 3/32 NoC3x3-PT-5A-CTLFireability-06 669910 m, 16508 m/sec, 1180306 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 45/385 4/32 NoC3x3-PT-5A-CTLFireability-06 745914 m, 15200 m/sec, 1322959 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 50/385 4/32 NoC3x3-PT-5A-CTLFireability-06 821679 m, 15153 m/sec, 1461314 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 55/385 4/32 NoC3x3-PT-5A-CTLFireability-06 898451 m, 15354 m/sec, 1605324 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 60/385 5/32 NoC3x3-PT-5A-CTLFireability-06 978453 m, 16000 m/sec, 1756392 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 65/385 5/32 NoC3x3-PT-5A-CTLFireability-06 1067742 m, 17857 m/sec, 1921050 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 70/385 6/32 NoC3x3-PT-5A-CTLFireability-06 1199663 m, 26384 m/sec, 2134868 t fired, .
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 75/385 7/32 NoC3x3-PT-5A-CTLFireability-06 1417629 m, 43593 m/sec, 2559771 t fired, .
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 80/385 8/32 NoC3x3-PT-5A-CTLFireability-06 1635357 m, 43545 m/sec, 3013467 t fired, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 86/385 9/32 NoC3x3-PT-5A-CTLFireability-06 1849954 m, 42919 m/sec, 3475830 t fired, .
Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 91/385 10/32 NoC3x3-PT-5A-CTLFireability-06 2064528 m, 42914 m/sec, 3944950 t fired, .
Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 96/385 11/32 NoC3x3-PT-5A-CTLFireability-06 2276331 m, 42360 m/sec, 4423356 t fired, .
Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 101/385 12/32 NoC3x3-PT-5A-CTLFireability-06 2477127 m, 40159 m/sec, 4873018 t fired, .
Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 106/385 13/32 NoC3x3-PT-5A-CTLFireability-06 2673230 m, 39220 m/sec, 5336858 t fired, .
Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 111/385 14/32 NoC3x3-PT-5A-CTLFireability-06 2884890 m, 42332 m/sec, 5819509 t fired, .
Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 116/385 15/32 NoC3x3-PT-5A-CTLFireability-06 3096306 m, 42283 m/sec, 6310356 t fired, .
Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 121/385 16/32 NoC3x3-PT-5A-CTLFireability-06 3305288 m, 41796 m/sec, 6806868 t fired, .
Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 126/385 17/32 NoC3x3-PT-5A-CTLFireability-06 3512218 m, 41386 m/sec, 7308097 t fired, .
Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 131/385 18/32 NoC3x3-PT-5A-CTLFireability-06 3719875 m, 41531 m/sec, 7817050 t fired, .
Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 136/385 19/32 NoC3x3-PT-5A-CTLFireability-06 3925882 m, 41201 m/sec, 8327886 t fired, .
Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 141/385 19/32 NoC3x3-PT-5A-CTLFireability-06 4133167 m, 41457 m/sec, 8833976 t fired, .
Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 146/385 20/32 NoC3x3-PT-5A-CTLFireability-06 4339404 m, 41247 m/sec, 9342907 t fired, .
Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 151/385 21/32 NoC3x3-PT-5A-CTLFireability-06 4545242 m, 41167 m/sec, 9851418 t fired, .
Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 156/385 22/32 NoC3x3-PT-5A-CTLFireability-06 4749925 m, 40936 m/sec, 10362120 t fired, .
Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 161/385 23/32 NoC3x3-PT-5A-CTLFireability-06 4955568 m, 41128 m/sec, 10878123 t fired, .
Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 166/385 24/32 NoC3x3-PT-5A-CTLFireability-06 5148856 m, 38657 m/sec, 11367033 t fired, .
Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 171/385 25/32 NoC3x3-PT-5A-CTLFireability-06 5346126 m, 39454 m/sec, 11868688 t fired, .
Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 176/385 26/32 NoC3x3-PT-5A-CTLFireability-06 5545028 m, 39780 m/sec, 12390297 t fired, .
Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 181/385 27/32 NoC3x3-PT-5A-CTLFireability-06 5747472 m, 40488 m/sec, 12907901 t fired, .
Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 186/385 28/32 NoC3x3-PT-5A-CTLFireability-06 5947702 m, 40046 m/sec, 13424196 t fired, .
Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 191/385 29/32 NoC3x3-PT-5A-CTLFireability-06 6146800 m, 39819 m/sec, 13938576 t fired, .
Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 196/385 30/32 NoC3x3-PT-5A-CTLFireability-06 6346283 m, 39896 m/sec, 14463797 t fired, .
Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 201/385 31/32 NoC3x3-PT-5A-CTLFireability-06 6548024 m, 40348 m/sec, 14985939 t fired, .
Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 206/385 32/32 NoC3x3-PT-5A-CTLFireability-06 6748234 m, 40042 m/sec, 15510574 t fired, .
Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for NoC3x3-PT-5A-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 NoC3x3-PT-5A-CTLFireability-01
lola: time limit : 407 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for NoC3x3-PT-5A-CTLFireability-01
lola: result : false
lola: markings : 49
lola: fired transitions : 49
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 NoC3x3-PT-5A-CTLFireability-13
lola: time limit : 465 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/465 5/32 NoC3x3-PT-5A-CTLFireability-13 931932 m, 186386 m/sec, 2603017 t fired, .
Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/465 8/32 NoC3x3-PT-5A-CTLFireability-13 1748735 m, 163360 m/sec, 4997072 t fired, .
Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/465 12/32 NoC3x3-PT-5A-CTLFireability-13 2437374 m, 137727 m/sec, 7219167 t fired, .
Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/465 15/32 NoC3x3-PT-5A-CTLFireability-13 3092134 m, 130952 m/sec, 9393270 t fired, .
Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 25/465 18/32 NoC3x3-PT-5A-CTLFireability-13 3715894 m, 124752 m/sec, 11523482 t fired, .
Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 30/465 20/32 NoC3x3-PT-5A-CTLFireability-13 4325334 m, 121888 m/sec, 13633372 t fired, .
Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 35/465 23/32 NoC3x3-PT-5A-CTLFireability-13 4922936 m, 119520 m/sec, 15718335 t fired, .
Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 40/465 26/32 NoC3x3-PT-5A-CTLFireability-13 5505129 m, 116438 m/sec, 17793685 t fired, .
Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 45/465 29/32 NoC3x3-PT-5A-CTLFireability-13 6081186 m, 115211 m/sec, 19851473 t fired, .
Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 50/465 31/32 NoC3x3-PT-5A-CTLFireability-13 6649390 m, 113640 m/sec, 21899308 t fired, .
Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 40 (type EXCL) for NoC3x3-PT-5A-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 NoC3x3-PT-5A-CTLFireability-04
lola: time limit : 533 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for NoC3x3-PT-5A-CTLFireability-04
lola: result : true
lola: markings : 49
lola: fired transitions : 49
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 NoC3x3-PT-5A-CTLFireability-05
lola: time limit : 640 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/640 3/32 NoC3x3-PT-5A-CTLFireability-05 469828 m, 93965 m/sec, 2237156 t fired, .
Time elapsed: 402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/640 5/32 NoC3x3-PT-5A-CTLFireability-05 957463 m, 97527 m/sec, 4591810 t fired, .
Time elapsed: 407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/640 7/32 NoC3x3-PT-5A-CTLFireability-05 1419196 m, 92346 m/sec, 6820352 t fired, .
Time elapsed: 412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/640 9/32 NoC3x3-PT-5A-CTLFireability-05 1836248 m, 83410 m/sec, 8954501 t fired, .
Time elapsed: 417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/640 11/32 NoC3x3-PT-5A-CTLFireability-05 2241744 m, 81099 m/sec, 11071238 t fired, .
Time elapsed: 422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/640 13/32 NoC3x3-PT-5A-CTLFireability-05 2641120 m, 79875 m/sec, 13182508 t fired, .
Time elapsed: 427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/640 14/32 NoC3x3-PT-5A-CTLFireability-05 3033077 m, 78391 m/sec, 15260101 t fired, .
Time elapsed: 432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/640 16/32 NoC3x3-PT-5A-CTLFireability-05 3417059 m, 76796 m/sec, 17330556 t fired, .
Time elapsed: 437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 45/640 18/32 NoC3x3-PT-5A-CTLFireability-05 3796257 m, 75839 m/sec, 19393620 t fired, .
Time elapsed: 442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 50/640 20/32 NoC3x3-PT-5A-CTLFireability-05 4173083 m, 75365 m/sec, 21450041 t fired, .
Time elapsed: 447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 55/640 21/32 NoC3x3-PT-5A-CTLFireability-05 4546978 m, 74779 m/sec, 23496108 t fired, .
Time elapsed: 452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 60/640 23/32 NoC3x3-PT-5A-CTLFireability-05 4917780 m, 74160 m/sec, 25535459 t fired, .
Time elapsed: 457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 65/640 25/32 NoC3x3-PT-5A-CTLFireability-05 5285287 m, 73501 m/sec, 27566091 t fired, .
Time elapsed: 462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 70/640 26/32 NoC3x3-PT-5A-CTLFireability-05 5647737 m, 72490 m/sec, 29595239 t fired, .
Time elapsed: 467 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 75/640 28/32 NoC3x3-PT-5A-CTLFireability-05 6009640 m, 72380 m/sec, 31615355 t fired, .
Time elapsed: 472 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 80/640 30/32 NoC3x3-PT-5A-CTLFireability-05 6369170 m, 71906 m/sec, 33631054 t fired, .
Time elapsed: 477 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 85/640 31/32 NoC3x3-PT-5A-CTLFireability-05 6727885 m, 71743 m/sec, 35640538 t fired, .
Time elapsed: 482 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for NoC3x3-PT-5A-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 487 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 NoC3x3-PT-5A-CTLFireability-08
lola: time limit : 778 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/778 3/32 NoC3x3-PT-5A-CTLFireability-08 465138 m, 93027 m/sec, 2215398 t fired, .
Time elapsed: 492 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/778 5/32 NoC3x3-PT-5A-CTLFireability-08 946057 m, 96183 m/sec, 4537119 t fired, .
Time elapsed: 497 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/778 7/32 NoC3x3-PT-5A-CTLFireability-08 1402555 m, 91299 m/sec, 6737282 t fired, .
Time elapsed: 502 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/778 9/32 NoC3x3-PT-5A-CTLFireability-08 1813909 m, 82270 m/sec, 8841509 t fired, .
Time elapsed: 507 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/778 11/32 NoC3x3-PT-5A-CTLFireability-08 2214724 m, 80163 m/sec, 10928859 t fired, .
Time elapsed: 512 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/778 12/32 NoC3x3-PT-5A-CTLFireability-08 2608430 m, 78741 m/sec, 12995278 t fired, .
Time elapsed: 517 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/778 14/32 NoC3x3-PT-5A-CTLFireability-08 2997941 m, 77902 m/sec, 15072088 t fired, .
Time elapsed: 522 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/778 16/32 NoC3x3-PT-5A-CTLFireability-08 3378285 m, 76068 m/sec, 17119904 t fired, .
Time elapsed: 527 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 45/778 18/32 NoC3x3-PT-5A-CTLFireability-08 3753896 m, 75122 m/sec, 19160534 t fired, .
Time elapsed: 532 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 50/778 19/32 NoC3x3-PT-5A-CTLFireability-08 4125664 m, 74353 m/sec, 21192958 t fired, .
Time elapsed: 537 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 55/778 21/32 NoC3x3-PT-5A-CTLFireability-08 4495118 m, 73890 m/sec, 23208580 t fired, .
Time elapsed: 542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 60/778 23/32 NoC3x3-PT-5A-CTLFireability-08 4861154 m, 73207 m/sec, 25221303 t fired, .
Time elapsed: 547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 65/778 25/32 NoC3x3-PT-5A-CTLFireability-08 5223598 m, 72488 m/sec, 27224122 t fired, .
Time elapsed: 552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 70/778 26/32 NoC3x3-PT-5A-CTLFireability-08 5582134 m, 71707 m/sec, 29230356 t fired, .
Time elapsed: 557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 75/778 28/32 NoC3x3-PT-5A-CTLFireability-08 5940054 m, 71584 m/sec, 31224934 t fired, .
Time elapsed: 562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 80/778 29/32 NoC3x3-PT-5A-CTLFireability-08 6295544 m, 71098 m/sec, 33216847 t fired, .
Time elapsed: 567 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 85/778 31/32 NoC3x3-PT-5A-CTLFireability-08 6650747 m, 71040 m/sec, 35205440 t fired, .
Time elapsed: 572 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for NoC3x3-PT-5A-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 577 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 NoC3x3-PT-5A-CTLFireability-07
lola: time limit : 1007 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/1007 4/32 NoC3x3-PT-5A-CTLFireability-07 769413 m, 153882 m/sec, 2579728 t fired, .
Time elapsed: 582 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/1007 7/32 NoC3x3-PT-5A-CTLFireability-07 1470426 m, 140202 m/sec, 5183272 t fired, .
Time elapsed: 587 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/1007 10/32 NoC3x3-PT-5A-CTLFireability-07 2047557 m, 115426 m/sec, 7582974 t fired, .
Time elapsed: 592 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/1007 12/32 NoC3x3-PT-5A-CTLFireability-07 2598678 m, 110224 m/sec, 9922024 t fired, .
Time elapsed: 597 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/1007 15/32 NoC3x3-PT-5A-CTLFireability-07 3132514 m, 106767 m/sec, 12239152 t fired, .
Time elapsed: 602 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/1007 17/32 NoC3x3-PT-5A-CTLFireability-07 3647602 m, 103017 m/sec, 14513380 t fired, .
Time elapsed: 607 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/1007 20/32 NoC3x3-PT-5A-CTLFireability-07 4153996 m, 101278 m/sec, 16769185 t fired, .
Time elapsed: 612 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 40/1007 22/32 NoC3x3-PT-5A-CTLFireability-07 4623607 m, 93922 m/sec, 18871621 t fired, .
Time elapsed: 617 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 45/1007 24/32 NoC3x3-PT-5A-CTLFireability-07 5113460 m, 97970 m/sec, 21081285 t fired, .
Time elapsed: 622 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 50/1007 26/32 NoC3x3-PT-5A-CTLFireability-07 5594884 m, 96284 m/sec, 23282309 t fired, .
Time elapsed: 627 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 55/1007 28/32 NoC3x3-PT-5A-CTLFireability-07 6072736 m, 95570 m/sec, 25472048 t fired, .
Time elapsed: 632 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 60/1007 31/32 NoC3x3-PT-5A-CTLFireability-07 6547901 m, 95033 m/sec, 27657623 t fired, .
Time elapsed: 637 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for NoC3x3-PT-5A-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 642 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 NoC3x3-PT-5A-CTLFireability-00
lola: time limit : 1479 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1479 4/32 NoC3x3-PT-5A-CTLFireability-00 873866 m, 174773 m/sec, 2431818 t fired, .
Time elapsed: 647 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/1479 8/32 NoC3x3-PT-5A-CTLFireability-00 1666926 m, 158612 m/sec, 4741029 t fired, .
Time elapsed: 652 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/1479 11/32 NoC3x3-PT-5A-CTLFireability-00 2326457 m, 131906 m/sec, 6861658 t fired, .
Time elapsed: 657 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/1479 14/32 NoC3x3-PT-5A-CTLFireability-00 2957857 m, 126280 m/sec, 8943720 t fired, .
Time elapsed: 662 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/1479 17/32 NoC3x3-PT-5A-CTLFireability-00 3559386 m, 120305 m/sec, 10986154 t fired, .
Time elapsed: 667 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/1479 20/32 NoC3x3-PT-5A-CTLFireability-00 4146261 m, 117375 m/sec, 13011804 t fired, .
Time elapsed: 672 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/1479 22/32 NoC3x3-PT-5A-CTLFireability-00 4722226 m, 115193 m/sec, 15016264 t fired, .
Time elapsed: 677 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/1479 25/32 NoC3x3-PT-5A-CTLFireability-00 5289508 m, 113456 m/sec, 17011403 t fired, .
Time elapsed: 682 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/1479 27/32 NoC3x3-PT-5A-CTLFireability-00 5842970 m, 110692 m/sec, 18993117 t fired, .
Time elapsed: 687 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/1479 30/32 NoC3x3-PT-5A-CTLFireability-00 6389309 m, 109267 m/sec, 20965240 t fired, .
Time elapsed: 692 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/1479 32/32 NoC3x3-PT-5A-CTLFireability-00 6932625 m, 108663 m/sec, 22924981 t fired, .
Time elapsed: 697 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for NoC3x3-PT-5A-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 702 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 NoC3x3-PT-5A-CTLFireability-02
lola: time limit : 2898 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/2898 6/32 NoC3x3-PT-5A-CTLFireability-02 1186835 m, 237367 m/sec, 2110971 t fired, .
Time elapsed: 707 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/2898 10/32 NoC3x3-PT-5A-CTLFireability-02 2131376 m, 188908 m/sec, 4094341 t fired, .
Time elapsed: 712 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/2898 14/32 NoC3x3-PT-5A-CTLFireability-02 2963514 m, 166427 m/sec, 5998743 t fired, .
Time elapsed: 717 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/2898 18/32 NoC3x3-PT-5A-CTLFireability-02 3737983 m, 154893 m/sec, 7859746 t fired, .
Time elapsed: 722 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/2898 21/32 NoC3x3-PT-5A-CTLFireability-02 4487980 m, 149999 m/sec, 9706435 t fired, .
Time elapsed: 727 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/2898 24/32 NoC3x3-PT-5A-CTLFireability-02 5213320 m, 145068 m/sec, 11526629 t fired, .
Time elapsed: 732 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/2898 28/32 NoC3x3-PT-5A-CTLFireability-02 5915061 m, 140348 m/sec, 13339329 t fired, .
Time elapsed: 737 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/2898 31/32 NoC3x3-PT-5A-CTLFireability-02 6604309 m, 137849 m/sec, 15135238 t fired, .
Time elapsed: 742 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for NoC3x3-PT-5A-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-5A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-5A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 747 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-5A-CTLFireability-00: CTL unknown AGGR
NoC3x3-PT-5A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-02: CTL unknown AGGR
NoC3x3-PT-5A-CTLFireability-03: CTL unknown AGGR
NoC3x3-PT-5A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-05: CTL unknown AGGR
NoC3x3-PT-5A-CTLFireability-06: CTL unknown AGGR
NoC3x3-PT-5A-CTLFireability-07: CTL unknown AGGR
NoC3x3-PT-5A-CTLFireability-08: CTL unknown AGGR
NoC3x3-PT-5A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-5A-CTLFireability-11: AXAG false state space /EXEF
NoC3x3-PT-5A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-5A-CTLFireability-13: CTL unknown AGGR
NoC3x3-PT-5A-CTLFireability-14: DISJ true CTL model checker
NoC3x3-PT-5A-CTLFireability-15: CTL true CTL model checker
Time elapsed: 747 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NoC3x3-PT-5A"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is NoC3x3-PT-5A, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r262-smll-167863537100290"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NoC3x3-PT-5A.tgz
mv NoC3x3-PT-5A execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;