About the Execution of LoLA for NeoElection-PT-7
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 12390.008 | 3600000.00 | 1576627.00 | 9049.80 | ??TF??FFTFTFFFFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r262-smll-167863537000210.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is NeoElection-PT-7, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r262-smll-167863537000210
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 41M
-rw-r--r-- 1 mcc users 979K Feb 26 17:35 CTLCardinality.txt
-rw-r--r-- 1 mcc users 3.0M Feb 26 17:35 CTLCardinality.xml
-rw-r--r-- 1 mcc users 947K Feb 26 16:53 CTLFireability.txt
-rw-r--r-- 1 mcc users 3.2M Feb 26 16:53 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 507K Feb 25 16:28 LTLCardinality.txt
-rw-r--r-- 1 mcc users 1.3M Feb 25 16:28 LTLCardinality.xml
-rw-r--r-- 1 mcc users 176K Feb 25 16:28 LTLFireability.txt
-rw-r--r-- 1 mcc users 447K Feb 25 16:28 LTLFireability.xml
-rw-r--r-- 1 mcc users 2.1M Feb 26 19:11 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 6.6M Feb 26 19:11 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.1M Feb 26 18:43 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 6.8M Feb 26 18:43 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 75K Feb 25 16:28 UpperBounds.txt
-rw-r--r-- 1 mcc users 147K Feb 25 16:28 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 13M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NeoElection-PT-7-CTLFireability-00
FORMULA_NAME NeoElection-PT-7-CTLFireability-01
FORMULA_NAME NeoElection-PT-7-CTLFireability-02
FORMULA_NAME NeoElection-PT-7-CTLFireability-03
FORMULA_NAME NeoElection-PT-7-CTLFireability-04
FORMULA_NAME NeoElection-PT-7-CTLFireability-05
FORMULA_NAME NeoElection-PT-7-CTLFireability-06
FORMULA_NAME NeoElection-PT-7-CTLFireability-07
FORMULA_NAME NeoElection-PT-7-CTLFireability-08
FORMULA_NAME NeoElection-PT-7-CTLFireability-09
FORMULA_NAME NeoElection-PT-7-CTLFireability-10
FORMULA_NAME NeoElection-PT-7-CTLFireability-11
FORMULA_NAME NeoElection-PT-7-CTLFireability-12
FORMULA_NAME NeoElection-PT-7-CTLFireability-13
FORMULA_NAME NeoElection-PT-7-CTLFireability-14
FORMULA_NAME NeoElection-PT-7-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678779196348
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=NeoElection-PT-7
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT NeoElection-PT-7
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA NeoElection-PT-7-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-7-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-7-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-7-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-7-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-7-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-7-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-7-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-7-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-7-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-7-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-7-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393232 kB
MemFree: 3783724 kB
After kill :
MemTotal: 16393232 kB
MemFree: 16125000 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:199
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: Created skeleton in 4.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-02: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-03: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-06: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-07: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-08: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-09: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-10: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-12: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-13: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-14: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-15: INITIAL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1217 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-02: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-03: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-06: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-07: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-08: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-09: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-10: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-12: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-13: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-14: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-15: INITIAL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1222 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 4.000000 secs.
lola: Created skeleton in 3.000000 secs.
lola: Rule S: 13502 transitions removed,6688 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 13 (type EXCL) for 12 NeoElection-PT-7-CTLFireability-04
lola: time limit : 84 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:776
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-02: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-03: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-06: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-07: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-08: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-09: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-10: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-12: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-13: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-14: INITIAL 0 0 0 0 0 0 0 0
NeoElection-PT-7-CTLFireability-15: INITIAL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 2/84 1/32 NeoElection-PT-7-CTLFireability-04 24729 m, 4945 m/sec, 37624 t fired, .
Time elapsed: 1227 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH INITIAL
lola: LAUNCH task # 19 (type CNST) for 18 NeoElection-PT-7-CTLFireability-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 19 (type CNST) for NeoElection-PT-7-CTLFireability-06
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 7 (type CNST) for 6 NeoElection-PT-7-CTLFireability-02
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 7 (type CNST) for NeoElection-PT-7-CTLFireability-02
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 22 (type CNST) for 21 NeoElection-PT-7-CTLFireability-07
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 22 (type CNST) for NeoElection-PT-7-CTLFireability-07
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 31 (type CNST) for 30 NeoElection-PT-7-CTLFireability-10
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 31 (type CNST) for NeoElection-PT-7-CTLFireability-10
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 43 (type CNST) for 42 NeoElection-PT-7-CTLFireability-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 43 (type CNST) for NeoElection-PT-7-CTLFireability-14
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 34 (type CNST) for 33 NeoElection-PT-7-CTLFireability-11
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 34 (type CNST) for NeoElection-PT-7-CTLFireability-11
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 25 (type CNST) for 24 NeoElection-PT-7-CTLFireability-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 25 (type CNST) for NeoElection-PT-7-CTLFireability-08
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 46 (type CNST) for 45 NeoElection-PT-7-CTLFireability-15
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 10 (type CNST) for 9 NeoElection-PT-7-CTLFireability-03
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 10 (type CNST) for NeoElection-PT-7-CTLFireability-03
lola: result : false
lola: FINISHED task # 46 (type CNST) for NeoElection-PT-7-CTLFireability-15
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 40 (type CNST) for 39 NeoElection-PT-7-CTLFireability-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 40 (type CNST) for NeoElection-PT-7-CTLFireability-13
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 37 (type CNST) for 36 NeoElection-PT-7-CTLFireability-12
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 37 (type CNST) for NeoElection-PT-7-CTLFireability-12
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 28 (type CNST) for 27 NeoElection-PT-7-CTLFireability-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 28 (type CNST) for NeoElection-PT-7-CTLFireability-09
lola: result : false
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 7/593 2/32 NeoElection-PT-7-CTLFireability-04 383145 m, 71683 m/sec, 579709 t fired, .
Time elapsed: 1232 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 12/593 5/32 NeoElection-PT-7-CTLFireability-04 829620 m, 89295 m/sec, 1246248 t fired, .
Time elapsed: 1237 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 17/593 7/32 NeoElection-PT-7-CTLFireability-04 1263092 m, 86694 m/sec, 1900592 t fired, .
Time elapsed: 1242 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 22/593 9/32 NeoElection-PT-7-CTLFireability-04 1740781 m, 95537 m/sec, 2597185 t fired, .
Time elapsed: 1247 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 27/593 11/32 NeoElection-PT-7-CTLFireability-04 2193765 m, 90596 m/sec, 3255256 t fired, .
Time elapsed: 1252 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 32/593 13/32 NeoElection-PT-7-CTLFireability-04 2682945 m, 97836 m/sec, 3965488 t fired, .
Time elapsed: 1257 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 37/593 16/32 NeoElection-PT-7-CTLFireability-04 3170362 m, 97483 m/sec, 4679392 t fired, .
Time elapsed: 1262 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 42/593 18/32 NeoElection-PT-7-CTLFireability-04 3691411 m, 104209 m/sec, 5430355 t fired, .
Time elapsed: 1267 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 47/593 21/32 NeoElection-PT-7-CTLFireability-04 4201067 m, 101931 m/sec, 6171255 t fired, .
Time elapsed: 1272 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 52/593 23/32 NeoElection-PT-7-CTLFireability-04 4683744 m, 96535 m/sec, 6886290 t fired, .
Time elapsed: 1277 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 57/593 25/32 NeoElection-PT-7-CTLFireability-04 5155810 m, 94413 m/sec, 7632347 t fired, .
Time elapsed: 1282 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 62/593 28/32 NeoElection-PT-7-CTLFireability-04 5632426 m, 95323 m/sec, 8358674 t fired, .
Time elapsed: 1287 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 67/593 30/32 NeoElection-PT-7-CTLFireability-04 6124013 m, 98317 m/sec, 9112947 t fired, .
Time elapsed: 1292 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 72/593 32/32 NeoElection-PT-7-CTLFireability-04 6627196 m, 100636 m/sec, 9884966 t fired, .
Time elapsed: 1297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for NeoElection-PT-7-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 NeoElection-PT-7-CTLFireability-05
lola: time limit : 766 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/766 3/32 NeoElection-PT-7-CTLFireability-05 482000 m, 96400 m/sec, 3072022 t fired, .
Time elapsed: 1307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/766 5/32 NeoElection-PT-7-CTLFireability-05 977010 m, 99002 m/sec, 6334461 t fired, .
Time elapsed: 1312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/766 7/32 NeoElection-PT-7-CTLFireability-05 1476433 m, 99884 m/sec, 9581270 t fired, .
Time elapsed: 1317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/766 10/32 NeoElection-PT-7-CTLFireability-05 1952956 m, 95304 m/sec, 12876247 t fired, .
Time elapsed: 1322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/766 12/32 NeoElection-PT-7-CTLFireability-05 2414781 m, 92365 m/sec, 16124989 t fired, .
Time elapsed: 1327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/766 14/32 NeoElection-PT-7-CTLFireability-05 2898541 m, 96752 m/sec, 19383869 t fired, .
Time elapsed: 1332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/766 16/32 NeoElection-PT-7-CTLFireability-05 3366508 m, 93593 m/sec, 22603933 t fired, .
Time elapsed: 1337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/766 18/32 NeoElection-PT-7-CTLFireability-05 3820731 m, 90844 m/sec, 25885700 t fired, .
Time elapsed: 1342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 45/766 20/32 NeoElection-PT-7-CTLFireability-05 4253817 m, 86617 m/sec, 29160183 t fired, .
Time elapsed: 1347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 50/766 22/32 NeoElection-PT-7-CTLFireability-05 4682044 m, 85645 m/sec, 32407873 t fired, .
Time elapsed: 1352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 55/766 24/32 NeoElection-PT-7-CTLFireability-05 5114002 m, 86391 m/sec, 35667236 t fired, .
Time elapsed: 1357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 60/766 26/32 NeoElection-PT-7-CTLFireability-05 5524261 m, 82051 m/sec, 38930656 t fired, .
Time elapsed: 1362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 65/766 28/32 NeoElection-PT-7-CTLFireability-05 5926465 m, 80440 m/sec, 42165362 t fired, .
Time elapsed: 1367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 70/766 30/32 NeoElection-PT-7-CTLFireability-05 6348859 m, 84478 m/sec, 45424545 t fired, .
Time elapsed: 1372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 75/766 32/32 NeoElection-PT-7-CTLFireability-05 6739639 m, 78156 m/sec, 48508223 t fired, .
Time elapsed: 1377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for NeoElection-PT-7-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 0 NeoElection-PT-7-CTLFireability-00
lola: time limit : 1109 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 5/1109 2/32 NeoElection-PT-7-CTLFireability-00 363226 m, 72645 m/sec, 1943001 t fired, .
Time elapsed: 1387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 10/1109 3/32 NeoElection-PT-7-CTLFireability-00 730338 m, 73422 m/sec, 3975663 t fired, .
Time elapsed: 1392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 15/1109 5/32 NeoElection-PT-7-CTLFireability-00 1088721 m, 71676 m/sec, 5988079 t fired, .
Time elapsed: 1397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 20/1109 6/32 NeoElection-PT-7-CTLFireability-00 1469400 m, 76135 m/sec, 8067675 t fired, .
Time elapsed: 1402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 25/1109 8/32 NeoElection-PT-7-CTLFireability-00 1815319 m, 69183 m/sec, 10111233 t fired, .
Time elapsed: 1407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 30/1109 9/32 NeoElection-PT-7-CTLFireability-00 2155335 m, 68003 m/sec, 12136080 t fired, .
Time elapsed: 1412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 35/1109 10/32 NeoElection-PT-7-CTLFireability-00 2492960 m, 67525 m/sec, 14133916 t fired, .
Time elapsed: 1417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 40/1109 12/32 NeoElection-PT-7-CTLFireability-00 2846916 m, 70791 m/sec, 16167955 t fired, .
Time elapsed: 1422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 45/1109 13/32 NeoElection-PT-7-CTLFireability-00 3181212 m, 66859 m/sec, 18161603 t fired, .
Time elapsed: 1427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 50/1109 14/32 NeoElection-PT-7-CTLFireability-00 3513399 m, 66437 m/sec, 20133478 t fired, .
Time elapsed: 1432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 55/1109 16/32 NeoElection-PT-7-CTLFireability-00 3846324 m, 66585 m/sec, 22241182 t fired, .
Time elapsed: 1437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 60/1109 17/32 NeoElection-PT-7-CTLFireability-00 4163688 m, 63472 m/sec, 24297174 t fired, .
Time elapsed: 1442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 65/1109 18/32 NeoElection-PT-7-CTLFireability-00 4472475 m, 61757 m/sec, 26340348 t fired, .
Time elapsed: 1447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 70/1109 20/32 NeoElection-PT-7-CTLFireability-00 4783697 m, 62244 m/sec, 28381111 t fired, .
Time elapsed: 1452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 75/1109 21/32 NeoElection-PT-7-CTLFireability-00 5105196 m, 64299 m/sec, 30492467 t fired, .
Time elapsed: 1457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 80/1109 22/32 NeoElection-PT-7-CTLFireability-00 5397462 m, 58453 m/sec, 32537779 t fired, .
Time elapsed: 1462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 85/1109 23/32 NeoElection-PT-7-CTLFireability-00 5690367 m, 58581 m/sec, 34566684 t fired, .
Time elapsed: 1467 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 90/1109 24/32 NeoElection-PT-7-CTLFireability-00 5973057 m, 56538 m/sec, 36569827 t fired, .
Time elapsed: 1472 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 95/1109 25/32 NeoElection-PT-7-CTLFireability-00 6282189 m, 61826 m/sec, 38629694 t fired, .
Time elapsed: 1477 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 100/1109 27/32 NeoElection-PT-7-CTLFireability-00 6577143 m, 58990 m/sec, 40646062 t fired, .
Time elapsed: 1482 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 105/1109 28/32 NeoElection-PT-7-CTLFireability-00 6865738 m, 57719 m/sec, 42652467 t fired, .
Time elapsed: 1487 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 110/1109 29/32 NeoElection-PT-7-CTLFireability-00 7173441 m, 61540 m/sec, 44697607 t fired, .
Time elapsed: 1492 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 115/1109 30/32 NeoElection-PT-7-CTLFireability-00 7502715 m, 65854 m/sec, 46826397 t fired, .
Time elapsed: 1497 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EG EXCL 120/1109 32/32 NeoElection-PT-7-CTLFireability-00 7826763 m, 64809 m/sec, 48945108 t fired, .
Time elapsed: 1502 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for NeoElection-PT-7-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1507 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 NeoElection-PT-7-CTLFireability-01
lola: time limit : 2093 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/2093 4/32 NeoElection-PT-7-CTLFireability-01 729213 m, 145842 m/sec, 2813733 t fired, .
Time elapsed: 1512 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/2093 7/32 NeoElection-PT-7-CTLFireability-01 1406483 m, 135454 m/sec, 5814758 t fired, .
Time elapsed: 1517 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/2093 10/32 NeoElection-PT-7-CTLFireability-01 2080399 m, 134783 m/sec, 8723515 t fired, .
Time elapsed: 1522 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/2093 13/32 NeoElection-PT-7-CTLFireability-01 2770991 m, 138118 m/sec, 11647124 t fired, .
Time elapsed: 1527 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/2093 16/32 NeoElection-PT-7-CTLFireability-01 3401662 m, 126134 m/sec, 14576912 t fired, .
Time elapsed: 1532 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/2093 19/32 NeoElection-PT-7-CTLFireability-01 4030291 m, 125725 m/sec, 17372019 t fired, .
Time elapsed: 1537 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/2093 22/32 NeoElection-PT-7-CTLFireability-01 4640230 m, 121987 m/sec, 20185210 t fired, .
Time elapsed: 1542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/2093 25/32 NeoElection-PT-7-CTLFireability-01 5356409 m, 143235 m/sec, 23021550 t fired, .
Time elapsed: 1547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/2093 28/32 NeoElection-PT-7-CTLFireability-01 6052023 m, 139122 m/sec, 25957867 t fired, .
Time elapsed: 1552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/2093 31/32 NeoElection-PT-7-CTLFireability-01 6690353 m, 127666 m/sec, 28874559 t fired, .
Time elapsed: 1557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for NeoElection-PT-7-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1567 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1572 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1577 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1582 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1587 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1692 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1697 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1702 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1707 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1712 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1717 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1722 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1727 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1732 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1737 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1742 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1747 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1752 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1757 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1762 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1767 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1772 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1777 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1782 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1787 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1792 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1797 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1802 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1807 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1812 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1817 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1822 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1827 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1832 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1837 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1842 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1847 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1852 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1857 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1862 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1867 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1872 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1877 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1882 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1887 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1892 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1897 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1902 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1907 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1912 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1917 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1922 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1927 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1932 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1937 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1942 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1947 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1952 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1957 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1962 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1967 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1972 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1977 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1982 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1987 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1992 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1997 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2002 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2007 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2012 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2017 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2022 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2027 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2032 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2037 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2042 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2047 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2052 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2057 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2062 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2067 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2072 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2077 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2082 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2087 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2092 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2097 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2102 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2107 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2112 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2117 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2122 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2127 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2132 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2137 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2142 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2147 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2152 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2157 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2162 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2167 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2172 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2177 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2182 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2187 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2192 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2197 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2202 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2207 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2212 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2217 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2222 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2227 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2232 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2237 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2242 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2247 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2252 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2257 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2262 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2267 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2272 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2277 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2282 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2287 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2292 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2297 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2302 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2307 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2312 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2317 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2322 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2327 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2332 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2337 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2342 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2347 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2352 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2357 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2362 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2367 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2372 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2377 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2382 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2387 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2392 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2397 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2402 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2407 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2412 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2442 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2447 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2452 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2457 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2462 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2542 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2547 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2552 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2557 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2562 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2567 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2572 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2577 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2582 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2587 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2692 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2697 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2702 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2707 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2712 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2717 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2722 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2727 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2732 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2737 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2742 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2747 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2752 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2757 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2762 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2767 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2772 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2777 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2782 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2787 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2792 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2797 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2802 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2807 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2812 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2817 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2822 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2827 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2832 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2837 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2842 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2847 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2852 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2857 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2862 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2867 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2872 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2877 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2882 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2887 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2892 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2897 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2902 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2907 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2912 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2917 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2922 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2927 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2932 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2937 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2942 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2947 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2952 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2957 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2962 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2967 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2972 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2977 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2982 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2987 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2992 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2997 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3002 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3007 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3012 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3017 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3022 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3027 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3032 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3037 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3042 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3047 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3052 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3057 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3062 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3067 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3072 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3077 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3082 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3087 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3092 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3097 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3102 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3107 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3112 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3117 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3122 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3127 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3132 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3137 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3142 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3147 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3152 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3157 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3162 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3167 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3172 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3177 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3182 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3187 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3192 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3197 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3202 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3207 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3212 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3217 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3222 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3227 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3232 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3237 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3242 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3247 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3252 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3257 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3262 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3267 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3272 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3277 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3282 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3287 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3292 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3297 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3302 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3307 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3312 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3317 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3322 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3327 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3332 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3337 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3342 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3347 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3352 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3357 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3362 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3367 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3372 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3377 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3382 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3387 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3392 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3397 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3402 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3407 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3412 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3442 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3447 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3452 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3457 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3462 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3542 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3547 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3552 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3557 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3562 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3567 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3572 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3577 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3582 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3587 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-7-CTLFireability-00: F 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
lola: caught signal Terminated - aborting LoLA
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-7-CTLFireability-00: F unknown AGGR
NeoElection-PT-7-CTLFireability-01: CTL unknown AGGR
NeoElection-PT-7-CTLFireability-02: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-03: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-04: CTL unknown AGGR
NeoElection-PT-7-CTLFireability-05: CTL unknown AGGR
NeoElection-PT-7-CTLFireability-06: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-08: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-09: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-7-CTLFireability-11: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-13: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-14: INITIAL false preprocessing
NeoElection-PT-7-CTLFireability-15: INITIAL true preprocessing
Time elapsed: 3600 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NeoElection-PT-7"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is NeoElection-PT-7, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r262-smll-167863537000210"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NeoElection-PT-7.tgz
mv NeoElection-PT-7 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;