About the Execution of LoLa+red for MultiCrashLeafsetExtension-PT-S32C08
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 2432563.00 | 0.00 | 0.00 | [undef] | Cannot compute |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416800938.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is MultiCrashLeafsetExtension-PT-S32C08, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416800938
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 29M
-rw-r--r-- 1 mcc users 14K Feb 26 02:56 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K Feb 26 02:56 CTLCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 02:51 CTLFireability.txt
-rw-r--r-- 1 mcc users 63K Feb 26 02:51 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.6K Feb 25 16:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 16:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K Feb 25 16:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Feb 25 16:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 25K Feb 26 03:17 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 143K Feb 26 03:17 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.1K Feb 26 03:07 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 37K Feb 26 03:07 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.5K Feb 25 16:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 28M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679516103954
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=MultiCrashLeafsetExtension-PT-S32C08
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 20:15:06] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 20:15:06] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 20:15:07] [INFO ] Load time of PNML (sax parser for PT used): 783 ms
[2023-03-22 20:15:07] [INFO ] Transformed 27452 places.
[2023-03-22 20:15:07] [INFO ] Transformed 41619 transitions.
[2023-03-22 20:15:07] [INFO ] Parsed PT model containing 27452 places and 41619 transitions and 159406 arcs in 1010 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 23 ms.
Support contains 230 out of 27452 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 27452/27452 places, 41619/41619 transitions.
Reduce places removed 52 places and 0 transitions.
Iterating post reduction 0 with 52 rules applied. Total rules applied 52 place count 27400 transition count 41619
Applied a total of 52 rules in 2315 ms. Remains 27400 /27452 variables (removed 52) and now considering 41619/41619 (removed 0) transitions.
[2023-03-22 20:15:10] [INFO ] Flow matrix only has 40563 transitions (discarded 1056 similar events)
// Phase 1: matrix 40563 rows 27400 cols
[2023-03-22 20:15:15] [INFO ] Computed 1701 place invariants in 5175 ms
[2023-03-22 20:15:18] [INFO ] Implicit Places using invariants in 7713 ms returned []
Implicit Place search using SMT only with invariants took 7740 ms to find 0 implicit places.
[2023-03-22 20:15:18] [INFO ] Flow matrix only has 40563 transitions (discarded 1056 similar events)
[2023-03-22 20:15:18] [INFO ] Invariant cache hit.
[2023-03-22 20:15:20] [INFO ] Dead Transitions using invariants and state equation in 2222 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 27400/27452 places, 41619/41619 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12291 ms. Remains : 27400/27452 places, 41619/41619 transitions.
Support contains 230 out of 27400 places after structural reductions.
[2023-03-22 20:15:22] [INFO ] Flatten gal took : 1474 ms
[2023-03-22 20:15:23] [INFO ] Flatten gal took : 1112 ms
[2023-03-22 20:15:25] [INFO ] Input system was already deterministic with 41619 transitions.
Incomplete random walk after 10000 steps, including 122 resets, run finished after 926 ms. (steps per millisecond=10 ) properties (out of 105) seen :12
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 72 ms. (steps per millisecond=13 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 93) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 91) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 90) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 89) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 88) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 87) seen :1
Running SMT prover for 86 properties.
[2023-03-22 20:15:28] [INFO ] Flow matrix only has 40563 transitions (discarded 1056 similar events)
[2023-03-22 20:15:28] [INFO ] Invariant cache hit.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.assertInvariants(DeadlockTester.java:2340)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:618)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 20:15:53] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 20:15:53] [INFO ] After 25130ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 86 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 186 out of 27400 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 27400/27400 places, 41619/41619 transitions.
Drop transitions removed 7993 transitions
Trivial Post-agglo rules discarded 7993 transitions
Performed 7993 trivial Post agglomeration. Transition count delta: 7993
Iterating post reduction 0 with 7993 rules applied. Total rules applied 7993 place count 27400 transition count 33626
Reduce places removed 7993 places and 0 transitions.
Performed 432 Post agglomeration using F-continuation condition.Transition count delta: 432
Iterating post reduction 1 with 8425 rules applied. Total rules applied 16418 place count 19407 transition count 33194
Reduce places removed 432 places and 0 transitions.
Iterating post reduction 2 with 432 rules applied. Total rules applied 16850 place count 18975 transition count 33194
Performed 499 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 499 Pre rules applied. Total rules applied 16850 place count 18975 transition count 32695
Deduced a syphon composed of 499 places in 54 ms
Reduce places removed 499 places and 0 transitions.
Iterating global reduction 3 with 998 rules applied. Total rules applied 17848 place count 18476 transition count 32695
Performed 28 Post agglomeration using F-continuation condition.Transition count delta: 28
Deduced a syphon composed of 28 places in 28 ms
Reduce places removed 28 places and 0 transitions.
Iterating global reduction 3 with 56 rules applied. Total rules applied 17904 place count 18448 transition count 32667
Free-agglomeration rule (complex) applied 1486 times.
Iterating global reduction 3 with 1486 rules applied. Total rules applied 19390 place count 18448 transition count 31181
Reduce places removed 1486 places and 0 transitions.
Iterating post reduction 3 with 1486 rules applied. Total rules applied 20876 place count 16962 transition count 31181
Discarding 7869 places :
Symmetric choice reduction at 4 with 7869 rule applications. Total rules 28745 place count 9093 transition count 23312
Iterating global reduction 4 with 7869 rules applied. Total rules applied 36614 place count 9093 transition count 23312
Partial Free-agglomeration rule applied 501 times.
Drop transitions removed 501 transitions
Iterating global reduction 4 with 501 rules applied. Total rules applied 37115 place count 9093 transition count 23312
Applied a total of 37115 rules in 12316 ms. Remains 9093 /27400 variables (removed 18307) and now considering 23312/41619 (removed 18307) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 12317 ms. Remains : 9093/27400 places, 23312/41619 transitions.
Incomplete random walk after 10000 steps, including 198 resets, run finished after 1114 ms. (steps per millisecond=8 ) properties (out of 86) seen :9
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 77) seen :0
Running SMT prover for 77 properties.
[2023-03-22 20:16:07] [INFO ] Flow matrix only has 21805 transitions (discarded 1507 similar events)
// Phase 1: matrix 21805 rows 9093 cols
[2023-03-22 20:16:08] [INFO ] Computed 1701 place invariants in 1079 ms
[2023-03-22 20:16:17] [INFO ] [Real]Absence check using 65 positive place invariants in 186 ms returned sat
[2023-03-22 20:16:18] [INFO ] [Real]Absence check using 65 positive and 1636 generalized place invariants in 570 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:629)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 20:16:33] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 20:16:33] [INFO ] After 25017ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 77 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 123 out of 9093 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 9093/9093 places, 23312/23312 transitions.
Drop transitions removed 9 transitions
Trivial Post-agglo rules discarded 9 transitions
Performed 9 trivial Post agglomeration. Transition count delta: 9
Iterating post reduction 0 with 9 rules applied. Total rules applied 9 place count 9093 transition count 23303
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 1 with 9 rules applied. Total rules applied 18 place count 9084 transition count 23303
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 11 Pre rules applied. Total rules applied 18 place count 9084 transition count 23292
Deduced a syphon composed of 11 places in 12 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 2 with 22 rules applied. Total rules applied 40 place count 9073 transition count 23292
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 50 place count 9063 transition count 23282
Iterating global reduction 2 with 10 rules applied. Total rules applied 60 place count 9063 transition count 23282
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 60 place count 9063 transition count 23281
Deduced a syphon composed of 1 places in 12 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 62 place count 9062 transition count 23281
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 12 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 64 place count 9061 transition count 23280
Free-agglomeration rule (complex) applied 14 times.
Iterating global reduction 2 with 14 rules applied. Total rules applied 78 place count 9061 transition count 23266
Reduce places removed 14 places and 0 transitions.
Iterating post reduction 2 with 14 rules applied. Total rules applied 92 place count 9047 transition count 23266
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 94 place count 9045 transition count 23264
Iterating global reduction 3 with 2 rules applied. Total rules applied 96 place count 9045 transition count 23264
Partial Free-agglomeration rule applied 12 times.
Drop transitions removed 12 transitions
Iterating global reduction 3 with 12 rules applied. Total rules applied 108 place count 9045 transition count 23264
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 115 place count 9038 transition count 23257
Iterating global reduction 3 with 7 rules applied. Total rules applied 122 place count 9038 transition count 23257
Applied a total of 122 rules in 12593 ms. Remains 9038 /9093 variables (removed 55) and now considering 23257/23312 (removed 55) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 12593 ms. Remains : 9038/9093 places, 23257/23312 transitions.
Incomplete random walk after 10000 steps, including 200 resets, run finished after 1054 ms. (steps per millisecond=9 ) properties (out of 66) seen :5
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 61) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 60) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 58) seen :0
Running SMT prover for 58 properties.
[2023-03-22 20:16:48] [INFO ] Flow matrix only has 21747 transitions (discarded 1510 similar events)
// Phase 1: matrix 21747 rows 9038 cols
[2023-03-22 20:16:49] [INFO ] Computed 1701 place invariants in 1051 ms
[2023-03-22 20:16:56] [INFO ] [Real]Absence check using 65 positive place invariants in 205 ms returned sat
[2023-03-22 20:16:56] [INFO ] [Real]Absence check using 65 positive and 1636 generalized place invariants in 626 ms returned sat
[2023-03-22 20:17:14] [INFO ] After 25018ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:51
[2023-03-22 20:17:21] [INFO ] [Nat]Absence check using 65 positive place invariants in 203 ms returned sat
[2023-03-22 20:17:21] [INFO ] [Nat]Absence check using 65 positive and 1636 generalized place invariants in 625 ms returned sat
[2023-03-22 20:17:39] [INFO ] After 9930ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :57
[2023-03-22 20:17:39] [INFO ] State equation strengthened by 13378 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 20:17:39] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 20:17:39] [INFO ] After 25230ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:51
Fused 58 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 109 out of 9038 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 9038/9038 places, 23257/23257 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 9038 transition count 23255
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 4 place count 9036 transition count 23255
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 3 Pre rules applied. Total rules applied 4 place count 9036 transition count 23252
Deduced a syphon composed of 3 places in 12 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 10 place count 9033 transition count 23252
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 13 place count 9030 transition count 23249
Iterating global reduction 2 with 3 rules applied. Total rules applied 16 place count 9030 transition count 23249
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 16 place count 9030 transition count 23248
Deduced a syphon composed of 1 places in 13 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 18 place count 9029 transition count 23248
Free-agglomeration rule (complex) applied 3 times.
Iterating global reduction 2 with 3 rules applied. Total rules applied 21 place count 9029 transition count 23245
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 24 place count 9026 transition count 23245
Partial Free-agglomeration rule applied 4 times.
Drop transitions removed 4 transitions
Iterating global reduction 3 with 4 rules applied. Total rules applied 28 place count 9026 transition count 23245
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 30 place count 9024 transition count 23243
Iterating global reduction 3 with 2 rules applied. Total rules applied 32 place count 9024 transition count 23243
Applied a total of 32 rules in 9367 ms. Remains 9024 /9038 variables (removed 14) and now considering 23243/23257 (removed 14) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 9368 ms. Remains : 9024/9038 places, 23243/23257 transitions.
Successfully simplified 11 atomic propositions for a total of 16 simplifications.
[2023-03-22 20:17:49] [INFO ] Flatten gal took : 943 ms
[2023-03-22 20:17:50] [INFO ] Flatten gal took : 1056 ms
[2023-03-22 20:17:52] [INFO ] Input system was already deterministic with 41619 transitions.
Computed a total of 21384 stabilizing places and 29650 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 27400/27400 places, 41619/41619 transitions.
Applied a total of 0 rules in 2486 ms. Remains 27400 /27400 variables (removed 0) and now considering 41619/41619 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2490 ms. Remains : 27400/27400 places, 41619/41619 transitions.
[2023-03-22 20:17:56] [INFO ] Flatten gal took : 922 ms
[2023-03-22 20:17:57] [INFO ] Flatten gal took : 1042 ms
[2023-03-22 20:17:59] [INFO ] Input system was already deterministic with 41619 transitions.
Starting structural reductions in LTL mode, iteration 0 : 27400/27400 places, 41619/41619 transitions.
Applied a total of 0 rules in 2464 ms. Remains 27400 /27400 variables (removed 0) and now considering 41619/41619 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2466 ms. Remains : 27400/27400 places, 41619/41619 transitions.
[2023-03-22 20:18:02] [INFO ] Flatten gal took : 919 ms
[2023-03-22 20:18:03] [INFO ] Flatten gal took : 1041 ms
[2023-03-22 20:18:05] [INFO ] Input system was already deterministic with 41619 transitions.
Starting structural reductions in LTL mode, iteration 0 : 27400/27400 places, 41619/41619 transitions.
Applied a total of 0 rules in 2491 ms. Remains 27400 /27400 variables (removed 0) and now considering 41619/41619 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2493 ms. Remains : 27400/27400 places, 41619/41619 transitions.
[2023-03-22 20:18:09] [INFO ] Flatten gal took : 917 ms
[2023-03-22 20:18:10] [INFO ] Flatten gal took : 1012 ms
[2023-03-22 20:18:11] [INFO ] Input system was already deterministic with 41619 transitions.
Starting structural reductions in LTL mode, iteration 0 : 27400/27400 places, 41619/41619 transitions.
Applied a total of 0 rules in 2382 ms. Remains 27400 /27400 variables (removed 0) and now considering 41619/41619 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2383 ms. Remains : 27400/27400 places, 41619/41619 transitions.
[2023-03-22 20:18:15] [INFO ] Flatten gal took : 890 ms
[2023-03-22 20:18:16] [INFO ] Flatten gal took : 1018 ms
[2023-03-22 20:18:18] [INFO ] Input system was already deterministic with 41619 transitions.
Starting structural reductions in LTL mode, iteration 0 : 27400/27400 places, 41619/41619 transitions.
Applied a total of 0 rules in 2682 ms. Remains 27400 /27400 variables (removed 0) and now considering 41619/41619 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2685 ms. Remains : 27400/27400 places, 41619/41619 transitions.
[2023-03-22 20:18:21] [INFO ] Flatten gal took : 909 ms
[2023-03-22 20:18:22] [INFO ] Flatten gal took : 1020 ms
[2023-03-22 20:18:24] [INFO ] Input system was already deterministic with 41619 transitions.
Starting structural reductions in LTL mode, iteration 0 : 27400/27400 places, 41619/41619 transitions.
Applied a total of 0 rules in 2400 ms. Remains 27400 /27400 variables (removed 0) and now considering 41619/41619 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2402 ms. Remains : 27400/27400 places, 41619/41619 transitions.
[2023-03-22 20:18:28] [INFO ] Flatten gal took : 918 ms
[2023-03-22 20:18:29] [INFO ] Flatten gal took : 1026 ms
[2023-03-22 20:18:30] [INFO ] Input system was already deterministic with 41619 transitions.
Starting structural reductions in LTL mode, iteration 0 : 27400/27400 places, 41619/41619 transitions.
Applied a total of 0 rules in 2339 ms. Remains 27400 /27400 variables (removed 0) and now considering 41619/41619 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2341 ms. Remains : 27400/27400 places, 41619/41619 transitions.
[2023-03-22 20:18:34] [INFO ] Flatten gal took : 933 ms
[2023-03-22 20:18:35] [INFO ] Flatten gal took : 980 ms
[2023-03-22 20:18:36] [INFO ] Input system was already deterministic with 41619 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 27400/27400 places, 41619/41619 transitions.
Drop transitions removed 8383 transitions
Trivial Post-agglo rules discarded 8383 transitions
Performed 8383 trivial Post agglomeration. Transition count delta: 8383
Iterating post reduction 0 with 8383 rules applied. Total rules applied 8383 place count 27400 transition count 33236
Reduce places removed 8383 places and 0 transitions.
Performed 64 Post agglomeration using F-continuation condition.Transition count delta: 64
Iterating post reduction 1 with 8447 rules applied. Total rules applied 16830 place count 19017 transition count 33172
Reduce places removed 64 places and 0 transitions.
Iterating post reduction 2 with 64 rules applied. Total rules applied 16894 place count 18953 transition count 33172
Performed 523 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 523 Pre rules applied. Total rules applied 16894 place count 18953 transition count 32649
Deduced a syphon composed of 523 places in 30 ms
Reduce places removed 523 places and 0 transitions.
Iterating global reduction 3 with 1046 rules applied. Total rules applied 17940 place count 18430 transition count 32649
Performed 33 Post agglomeration using F-continuation condition.Transition count delta: 33
Deduced a syphon composed of 33 places in 25 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 3 with 66 rules applied. Total rules applied 18006 place count 18397 transition count 32616
Applied a total of 18006 rules in 6842 ms. Remains 18397 /27400 variables (removed 9003) and now considering 32616/41619 (removed 9003) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6843 ms. Remains : 18397/27400 places, 32616/41619 transitions.
[2023-03-22 20:18:44] [INFO ] Flatten gal took : 713 ms
[2023-03-22 20:18:45] [INFO ] Flatten gal took : 814 ms
[2023-03-22 20:18:46] [INFO ] Input system was already deterministic with 32616 transitions.
Starting structural reductions in LTL mode, iteration 0 : 27400/27400 places, 41619/41619 transitions.
Applied a total of 0 rules in 2398 ms. Remains 27400 /27400 variables (removed 0) and now considering 41619/41619 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2399 ms. Remains : 27400/27400 places, 41619/41619 transitions.
[2023-03-22 20:18:50] [INFO ] Flatten gal took : 923 ms
[2023-03-22 20:18:51] [INFO ] Flatten gal took : 1093 ms
[2023-03-22 20:18:53] [INFO ] Input system was already deterministic with 41619 transitions.
Starting structural reductions in LTL mode, iteration 0 : 27400/27400 places, 41619/41619 transitions.
Applied a total of 0 rules in 2470 ms. Remains 27400 /27400 variables (removed 0) and now considering 41619/41619 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2471 ms. Remains : 27400/27400 places, 41619/41619 transitions.
[2023-03-22 20:18:56] [INFO ] Flatten gal took : 924 ms
[2023-03-22 20:18:57] [INFO ] Flatten gal took : 1023 ms
[2023-03-22 20:18:59] [INFO ] Input system was already deterministic with 41619 transitions.
Starting structural reductions in LTL mode, iteration 0 : 27400/27400 places, 41619/41619 transitions.
Applied a total of 0 rules in 2512 ms. Remains 27400 /27400 variables (removed 0) and now considering 41619/41619 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2513 ms. Remains : 27400/27400 places, 41619/41619 transitions.
[2023-03-22 20:19:03] [INFO ] Flatten gal took : 905 ms
[2023-03-22 20:19:04] [INFO ] Flatten gal took : 1013 ms
[2023-03-22 20:19:05] [INFO ] Input system was already deterministic with 41619 transitions.
Starting structural reductions in LTL mode, iteration 0 : 27400/27400 places, 41619/41619 transitions.
Applied a total of 0 rules in 2523 ms. Remains 27400 /27400 variables (removed 0) and now considering 41619/41619 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2524 ms. Remains : 27400/27400 places, 41619/41619 transitions.
[2023-03-22 20:19:09] [INFO ] Flatten gal took : 936 ms
[2023-03-22 20:19:10] [INFO ] Flatten gal took : 1049 ms
[2023-03-22 20:19:12] [INFO ] Input system was already deterministic with 41619 transitions.
Starting structural reductions in LTL mode, iteration 0 : 27400/27400 places, 41619/41619 transitions.
Applied a total of 0 rules in 2466 ms. Remains 27400 /27400 variables (removed 0) and now considering 41619/41619 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2468 ms. Remains : 27400/27400 places, 41619/41619 transitions.
[2023-03-22 20:19:15] [INFO ] Flatten gal took : 912 ms
[2023-03-22 20:19:16] [INFO ] Flatten gal took : 1058 ms
[2023-03-22 20:19:18] [INFO ] Input system was already deterministic with 41619 transitions.
Starting structural reductions in LTL mode, iteration 0 : 27400/27400 places, 41619/41619 transitions.
Applied a total of 0 rules in 2395 ms. Remains 27400 /27400 variables (removed 0) and now considering 41619/41619 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2399 ms. Remains : 27400/27400 places, 41619/41619 transitions.
[2023-03-22 20:19:22] [INFO ] Flatten gal took : 911 ms
[2023-03-22 20:19:23] [INFO ] Flatten gal took : 1020 ms
[2023-03-22 20:19:24] [INFO ] Input system was already deterministic with 41619 transitions.
Starting structural reductions in LTL mode, iteration 0 : 27400/27400 places, 41619/41619 transitions.
Applied a total of 0 rules in 2558 ms. Remains 27400 /27400 variables (removed 0) and now considering 41619/41619 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2561 ms. Remains : 27400/27400 places, 41619/41619 transitions.
[2023-03-22 20:19:28] [INFO ] Flatten gal took : 907 ms
[2023-03-22 20:19:29] [INFO ] Flatten gal took : 1030 ms
[2023-03-22 20:19:31] [INFO ] Input system was already deterministic with 41619 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 27400/27400 places, 41619/41619 transitions.
Drop transitions removed 8448 transitions
Trivial Post-agglo rules discarded 8448 transitions
Performed 8448 trivial Post agglomeration. Transition count delta: 8448
Iterating post reduction 0 with 8448 rules applied. Total rules applied 8448 place count 27400 transition count 33171
Reduce places removed 8448 places and 0 transitions.
Iterating post reduction 1 with 8448 rules applied. Total rules applied 16896 place count 18952 transition count 33171
Performed 528 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 528 Pre rules applied. Total rules applied 16896 place count 18952 transition count 32643
Deduced a syphon composed of 528 places in 28 ms
Reduce places removed 528 places and 0 transitions.
Iterating global reduction 2 with 1056 rules applied. Total rules applied 17952 place count 18424 transition count 32643
Performed 33 Post agglomeration using F-continuation condition.Transition count delta: 33
Deduced a syphon composed of 33 places in 38 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 2 with 66 rules applied. Total rules applied 18018 place count 18391 transition count 32610
Applied a total of 18018 rules in 6887 ms. Remains 18391 /27400 variables (removed 9009) and now considering 32610/41619 (removed 9009) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6888 ms. Remains : 18391/27400 places, 32610/41619 transitions.
[2023-03-22 20:19:39] [INFO ] Flatten gal took : 706 ms
[2023-03-22 20:19:39] [INFO ] Flatten gal took : 807 ms
[2023-03-22 20:19:41] [INFO ] Input system was already deterministic with 32610 transitions.
[2023-03-22 20:19:42] [INFO ] Flatten gal took : 997 ms
[2023-03-22 20:19:43] [INFO ] Flatten gal took : 1030 ms
[2023-03-22 20:19:43] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-22 20:19:43] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 27400 places, 41619 transitions and 159354 arcs took 130 ms.
Total runtime 276855 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT MultiCrashLeafsetExtension-PT-S32C08
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/367
CTLFireability
BK_STOP 1679518536517
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/367/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/367/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/367/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1518 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1523 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1528 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1533 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 21.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1538 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1543 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1548 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1553 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 22.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1558 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1563 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1568 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1573 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1578 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 23.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1583 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1588 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1593 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1598 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 23.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1603 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1608 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1613 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1618 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1623 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1628 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1633 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1638 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1643 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1648 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1653 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1658 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1663 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1668 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1673 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1678 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1683 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1688 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1693 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 24.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1698 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1703 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1708 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1713 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1718 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 23.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1723 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1728 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1733 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1738 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 23.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1743 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1748 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1753 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1758 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1763 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 22.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1768 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1773 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1778 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1783 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1788 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 27.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1793 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1798 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1803 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1808 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1813 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 23.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1818 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1823 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1828 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1833 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 23.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1838 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1843 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1848 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1853 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1858 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1863 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1868 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1873 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1878 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1883 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1888 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1893 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1898 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1903 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1908 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1913 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1918 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1923 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1928 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1933 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1938 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1943 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1948 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1953 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1958 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1963 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1968 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1973 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1978 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1983 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1988 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1993 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1998 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2003 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2008 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2013 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2018 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2023 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2028 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2033 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2038 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2043 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2048 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2053 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2058 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2063 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2068 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2073 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2078 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2083 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2088 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2093 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 258.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2098 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2103 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2112 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2117 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2122 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 29.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2127 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2132 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2137 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2142 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-13: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C08-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2150 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 492 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MultiCrashLeafsetExtension-PT-S32C08"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is MultiCrashLeafsetExtension-PT-S32C08, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416800938"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MultiCrashLeafsetExtension-PT-S32C08.tgz
mv MultiCrashLeafsetExtension-PT-S32C08 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;