Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416600794.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is MultiCrashLeafsetExtension-PT-S16C08, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416600794
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 6.8M
-rw-r--r-- 1 mcc users 15K Feb 26 03:23 CTLCardinality.txt
-rw-r--r-- 1 mcc users 100K Feb 26 03:23 CTLCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 03:19 CTLFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 26 03:19 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.9K Feb 25 16:24 LTLCardinality.txt
-rw-r--r-- 1 mcc users 31K Feb 25 16:24 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K Feb 25 16:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 21K Feb 25 16:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 23K Feb 26 03:31 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 132K Feb 26 03:31 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 24K Feb 26 03:27 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 113K Feb 26 03:27 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 16:24 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.5K Feb 25 16:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 6.3M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679489908656

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=MultiCrashLeafsetExtension-PT-S16C08
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 12:58:30] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 12:58:30] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 12:58:31] [INFO ] Load time of PNML (sax parser for PT used): 297 ms
[2023-03-22 12:58:31] [INFO ] Transformed 6876 places.
[2023-03-22 12:58:31] [INFO ] Transformed 9571 transitions.
[2023-03-22 12:58:31] [INFO ] Parsed PT model containing 6876 places and 9571 transitions and 35518 arcs in 403 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 13 ms.
Support contains 218 out of 6876 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 6876/6876 places, 9571/9571 transitions.
Reduce places removed 36 places and 0 transitions.
Iterating post reduction 0 with 36 rules applied. Total rules applied 36 place count 6840 transition count 9571
Discarding 2131 places :
Symmetric choice reduction at 1 with 2131 rule applications. Total rules 2167 place count 4709 transition count 7440
Iterating global reduction 1 with 2131 rules applied. Total rules applied 4298 place count 4709 transition count 7440
Discarding 1843 places :
Symmetric choice reduction at 1 with 1843 rule applications. Total rules 6141 place count 2866 transition count 5597
Iterating global reduction 1 with 1843 rules applied. Total rules applied 7984 place count 2866 transition count 5597
Discarding 157 places :
Symmetric choice reduction at 1 with 157 rule applications. Total rules 8141 place count 2709 transition count 4341
Iterating global reduction 1 with 157 rules applied. Total rules applied 8298 place count 2709 transition count 4341
Applied a total of 8298 rules in 1229 ms. Remains 2709 /6876 variables (removed 4167) and now considering 4341/9571 (removed 5230) transitions.
[2023-03-22 12:58:32] [INFO ] Flow matrix only has 4069 transitions (discarded 272 similar events)
// Phase 1: matrix 4069 rows 2709 cols
[2023-03-22 12:58:32] [INFO ] Computed 613 place invariants in 196 ms
[2023-03-22 12:58:35] [INFO ] Implicit Places using invariants in 3165 ms returned [4, 8, 12, 14, 18, 20, 22, 24, 26, 28, 33, 41, 50, 64, 77, 92, 108, 124, 126, 130, 132, 134, 138, 140, 153, 164, 175, 185, 190, 193, 228, 235, 238, 240, 241, 244, 245, 246, 249, 256, 265, 274, 285, 298, 314, 328, 330, 331, 332, 333, 334, 335, 336, 347, 357, 364, 369, 374, 376, 411, 418, 422, 423, 424, 425, 427, 429, 433, 439, 444, 453, 462, 475, 487, 500, 501, 502, 503, 504, 505, 507, 518, 526, 531, 536, 538, 576, 583, 586, 587, 589, 590, 592, 593, 594, 598, 602, 605, 610, 617, 627, 638, 649, 652, 655, 656, 657, 666, 671, 677, 683, 685, 687, 722, 729, 732, 733, 734, 735, 736, 737, 738, 739, 740, 742, 744, 746, 749, 754, 761, 770, 778, 779, 780, 781, 782, 783, 784, 785, 786, 791, 794, 796, 798, 800, 802, 837, 844, 847, 848, 852, 853, 854, 855, 857, 859, 863, 868, 874, 879, 885, 891, 892, 893, 894, 896, 897, 898, 899, 904, 906, 908, 910, 912, 914, 957, 960, 961, 962, 963, 964, 965, 966, 968, 970, 973, 977, 983, 986, 990, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1004, 1007, 1009, 1011, 1013, 1015, 1060, 1063, 1064, 1065, 1067, 1068, 1070, 1071, 1074, 1076, 1079, 1083, 1085, 1087, 1092, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1106, 1108, 1110, 1112, 1114, 1116, 1151, 1153, 1157, 1160, 1161, 1162, 1163, 1164, 1166, 1167, 1168, 1172, 1174, 1176, 1178, 1180, 1182, 1184, 1188, 1189, 1190, 1192, 1193, 1194, 1195, 1200, 1202, 1206, 1209, 1214, 1216, 1251, 1258, 1261, 1262, 1263, 1265, 1266, 1268, 1269, 1271, 1273, 1275, 1279, 1282, 1284, 1288, 1293, 1294, 1295, 1296, 1297, 1299, 1301, 1303, 1307, 1312, 1314, 1318, 1353, 1360, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1373, 1375, 1377, 1380, 1383, 1385, 1388, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1405, 1407, 1409, 1411, 1413, 1415, 1450, 1457, 1460, 1463, 1464, 1465, 1467, 1468, 1473, 1475, 1479, 1481, 1486, 1489, 1496, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1516, 1519, 1521, 1523, 1525, 1527, 1569, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1582, 1584, 1587, 1590, 1593, 1598, 1605, 1616, 1617, 1618, 1619, 1620, 1623, 1624, 1634, 1639, 1642, 1644, 1646, 1648, 1683, 1690, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1703, 1705, 1707, 1710, 1715, 1722, 1731, 1742, 1743, 1744, 1746, 1747, 1748, 1749, 1750, 1759, 1769, 1774, 1778, 1782, 1784, 1819, 1826, 1829, 1832, 1833, 1834, 1835, 1838, 1843, 1845, 1848, 1853, 1874, 1885, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1918, 1927, 1934, 1939, 1942, 1944, 1987, 1990, 1992, 1993, 1996, 1998, 2000, 2006, 2013, 2020, 2032, 2043, 2060, 2075, 2076, 2079, 2080, 2081, 2082, 2083, 2099, 2110, 2119, 2126, 2131, 2137, 2172, 2174, 2178, 2181, 2182, 2184, 2185, 2191, 2197, 2205, 2214, 2223, 2235, 2249, 2266, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2307, 2331, 2340, 2347, 2352, 2388]
Discarding 503 places :
Implicit Place search using SMT only with invariants took 3198 ms to find 503 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 2206/6876 places, 4341/9571 transitions.
Discarding 203 places :
Symmetric choice reduction at 0 with 203 rule applications. Total rules 203 place count 2003 transition count 4138
Iterating global reduction 0 with 203 rules applied. Total rules applied 406 place count 2003 transition count 4138
Discarding 198 places :
Symmetric choice reduction at 0 with 198 rule applications. Total rules 604 place count 1805 transition count 3940
Iterating global reduction 0 with 198 rules applied. Total rules applied 802 place count 1805 transition count 3940
Discarding 195 places :
Symmetric choice reduction at 0 with 195 rule applications. Total rules 997 place count 1610 transition count 3745
Iterating global reduction 0 with 195 rules applied. Total rules applied 1192 place count 1610 transition count 3745
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 1197 place count 1605 transition count 3705
Iterating global reduction 0 with 5 rules applied. Total rules applied 1202 place count 1605 transition count 3705
Applied a total of 1202 rules in 272 ms. Remains 1605 /2206 variables (removed 601) and now considering 3705/4341 (removed 636) transitions.
[2023-03-22 12:58:36] [INFO ] Flow matrix only has 3433 transitions (discarded 272 similar events)
// Phase 1: matrix 3433 rows 1605 cols
[2023-03-22 12:58:36] [INFO ] Computed 110 place invariants in 52 ms
[2023-03-22 12:58:37] [INFO ] Implicit Places using invariants in 1096 ms returned []
[2023-03-22 12:58:37] [INFO ] Flow matrix only has 3433 transitions (discarded 272 similar events)
[2023-03-22 12:58:37] [INFO ] Invariant cache hit.
[2023-03-22 12:58:38] [INFO ] State equation strengthened by 1588 read => feed constraints.
[2023-03-22 12:58:56] [INFO ] Implicit Places using invariants and state equation in 19332 ms returned []
Implicit Place search using SMT with State Equation took 20438 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 1605/6876 places, 3705/9571 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 25138 ms. Remains : 1605/6876 places, 3705/9571 transitions.
Support contains 218 out of 1605 places after structural reductions.
[2023-03-22 12:58:56] [INFO ] Flatten gal took : 233 ms
[2023-03-22 12:58:57] [INFO ] Flatten gal took : 151 ms
[2023-03-22 12:58:57] [INFO ] Input system was already deterministic with 3705 transitions.
Support contains 217 out of 1605 places (down from 218) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 120 resets, run finished after 638 ms. (steps per millisecond=15 ) properties (out of 105) seen :29
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 76) seen :1
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 75) seen :2
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 73) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 72) seen :2
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 70) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 69) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 68) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 67) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 66) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 66) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 65) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 64) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 63) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 62) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 61) seen :0
Running SMT prover for 61 properties.
[2023-03-22 12:58:58] [INFO ] Flow matrix only has 3433 transitions (discarded 272 similar events)
[2023-03-22 12:58:58] [INFO ] Invariant cache hit.
[2023-03-22 12:59:00] [INFO ] [Real]Absence check using 31 positive place invariants in 28 ms returned sat
[2023-03-22 12:59:00] [INFO ] [Real]Absence check using 31 positive and 79 generalized place invariants in 24 ms returned sat
[2023-03-22 12:59:04] [INFO ] After 2951ms SMT Verify possible using state equation in real domain returned unsat :3 sat :6 real:52
[2023-03-22 12:59:04] [INFO ] State equation strengthened by 1588 read => feed constraints.
[2023-03-22 12:59:05] [INFO ] After 1113ms SMT Verify possible using 1588 Read/Feed constraints in real domain returned unsat :3 sat :0 real:58
[2023-03-22 12:59:05] [INFO ] After 6309ms SMT Verify possible using all constraints in real domain returned unsat :3 sat :0 real:58
[2023-03-22 12:59:06] [INFO ] [Nat]Absence check using 31 positive place invariants in 34 ms returned sat
[2023-03-22 12:59:07] [INFO ] [Nat]Absence check using 31 positive and 79 generalized place invariants in 24 ms returned sat
[2023-03-22 12:59:15] [INFO ] After 6988ms SMT Verify possible using state equation in natural domain returned unsat :13 sat :48
[2023-03-22 12:59:30] [INFO ] After 15160ms SMT Verify possible using 1588 Read/Feed constraints in natural domain returned unsat :14 sat :46
[2023-03-22 12:59:30] [INFO ] After 15164ms SMT Verify possible using trap constraints in natural domain returned unsat :14 sat :46
Attempting to minimize the solution found.
Minimization took 3 ms.
[2023-03-22 12:59:30] [INFO ] After 25042ms SMT Verify possible using all constraints in natural domain returned unsat :14 sat :46
Fused 61 Parikh solutions to 47 different solutions.
Parikh walk visited 0 properties in 309 ms.
Support contains 96 out of 1605 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1605/1605 places, 3705/3705 transitions.
Drop transitions removed 28 transitions
Trivial Post-agglo rules discarded 28 transitions
Performed 28 trivial Post agglomeration. Transition count delta: 28
Iterating post reduction 0 with 28 rules applied. Total rules applied 28 place count 1605 transition count 3677
Reduce places removed 28 places and 0 transitions.
Iterating post reduction 1 with 28 rules applied. Total rules applied 56 place count 1577 transition count 3677
Performed 47 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 47 Pre rules applied. Total rules applied 56 place count 1577 transition count 3630
Deduced a syphon composed of 47 places in 2 ms
Reduce places removed 47 places and 0 transitions.
Iterating global reduction 2 with 94 rules applied. Total rules applied 150 place count 1530 transition count 3630
Discarding 44 places :
Symmetric choice reduction at 2 with 44 rule applications. Total rules 194 place count 1486 transition count 3474
Iterating global reduction 2 with 44 rules applied. Total rules applied 238 place count 1486 transition count 3474
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 3 Pre rules applied. Total rules applied 238 place count 1486 transition count 3471
Deduced a syphon composed of 3 places in 5 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 244 place count 1483 transition count 3471
Discarding 25 places :
Symmetric choice reduction at 2 with 25 rule applications. Total rules 269 place count 1458 transition count 3299
Iterating global reduction 2 with 25 rules applied. Total rules applied 294 place count 1458 transition count 3299
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 295 place count 1457 transition count 3291
Iterating global reduction 2 with 1 rules applied. Total rules applied 296 place count 1457 transition count 3291
Performed 40 Post agglomeration using F-continuation condition.Transition count delta: 40
Deduced a syphon composed of 40 places in 2 ms
Reduce places removed 40 places and 0 transitions.
Iterating global reduction 2 with 80 rules applied. Total rules applied 376 place count 1417 transition count 3251
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 392 place count 1401 transition count 3235
Iterating global reduction 2 with 16 rules applied. Total rules applied 408 place count 1401 transition count 3235
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 422 place count 1387 transition count 3123
Iterating global reduction 2 with 14 rules applied. Total rules applied 436 place count 1387 transition count 3123
Free-agglomeration rule (complex) applied 106 times.
Iterating global reduction 2 with 106 rules applied. Total rules applied 542 place count 1387 transition count 3017
Reduce places removed 106 places and 0 transitions.
Iterating post reduction 2 with 106 rules applied. Total rules applied 648 place count 1281 transition count 3017
Partial Free-agglomeration rule applied 35 times.
Drop transitions removed 35 transitions
Iterating global reduction 3 with 35 rules applied. Total rules applied 683 place count 1281 transition count 3017
Applied a total of 683 rules in 971 ms. Remains 1281 /1605 variables (removed 324) and now considering 3017/3705 (removed 688) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 973 ms. Remains : 1281/1605 places, 3017/3705 transitions.
Incomplete random walk after 10000 steps, including 172 resets, run finished after 533 ms. (steps per millisecond=18 ) properties (out of 47) seen :8
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 39) seen :1
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Running SMT prover for 37 properties.
[2023-03-22 12:59:32] [INFO ] Flow matrix only has 2640 transitions (discarded 377 similar events)
// Phase 1: matrix 2640 rows 1281 cols
[2023-03-22 12:59:32] [INFO ] Computed 110 place invariants in 24 ms
[2023-03-22 12:59:33] [INFO ] [Real]Absence check using 33 positive place invariants in 28 ms returned sat
[2023-03-22 12:59:33] [INFO ] [Real]Absence check using 33 positive and 77 generalized place invariants in 13 ms returned sat
[2023-03-22 12:59:38] [INFO ] After 4214ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2 real:35
[2023-03-22 12:59:38] [INFO ] State equation strengthened by 1224 read => feed constraints.
[2023-03-22 12:59:38] [INFO ] After 319ms SMT Verify possible using 1224 Read/Feed constraints in real domain returned unsat :0 sat :0 real:37
[2023-03-22 12:59:38] [INFO ] After 6204ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:37
[2023-03-22 12:59:39] [INFO ] [Nat]Absence check using 33 positive place invariants in 32 ms returned sat
[2023-03-22 12:59:39] [INFO ] [Nat]Absence check using 33 positive and 77 generalized place invariants in 18 ms returned sat
[2023-03-22 12:59:44] [INFO ] After 4637ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :37
[2023-03-22 13:00:03] [INFO ] After 18891ms SMT Verify possible using 1224 Read/Feed constraints in natural domain returned unsat :1 sat :23
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineResultsWithTraps(DeadlockTester.java:722)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:656)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 13:00:03] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 13:00:03] [INFO ] After 25043ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:37
Fused 37 Parikh solutions to 36 different solutions.
Parikh walk visited 0 properties in 89 ms.
Support contains 72 out of 1281 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1281/1281 places, 3017/3017 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 1281 transition count 3013
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 8 place count 1277 transition count 3013
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 3 Pre rules applied. Total rules applied 8 place count 1277 transition count 3010
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 14 place count 1274 transition count 3010
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 19 place count 1269 transition count 2991
Iterating global reduction 2 with 5 rules applied. Total rules applied 24 place count 1269 transition count 2991
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 26 place count 1267 transition count 2975
Iterating global reduction 2 with 2 rules applied. Total rules applied 28 place count 1267 transition count 2975
Free-agglomeration rule (complex) applied 2 times.
Iterating global reduction 2 with 2 rules applied. Total rules applied 30 place count 1267 transition count 2973
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 32 place count 1265 transition count 2973
Partial Free-agglomeration rule applied 6 times.
Drop transitions removed 6 transitions
Iterating global reduction 3 with 6 rules applied. Total rules applied 38 place count 1265 transition count 2973
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 41 place count 1262 transition count 2970
Iterating global reduction 3 with 3 rules applied. Total rules applied 44 place count 1262 transition count 2970
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 47 place count 1259 transition count 2946
Iterating global reduction 3 with 3 rules applied. Total rules applied 50 place count 1259 transition count 2946
Applied a total of 50 rules in 383 ms. Remains 1259 /1281 variables (removed 22) and now considering 2946/3017 (removed 71) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 383 ms. Remains : 1259/1281 places, 2946/3017 transitions.
Incomplete random walk after 10000 steps, including 172 resets, run finished after 323 ms. (steps per millisecond=30 ) properties (out of 36) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Interrupted probabilistic random walk after 55367 steps, run timeout after 3001 ms. (steps per millisecond=18 ) properties seen :{4=1, 17=1}
Probabilistic random walk after 55367 steps, saw 24329 distinct states, run finished after 3003 ms. (steps per millisecond=18 ) properties seen :2
Running SMT prover for 33 properties.
[2023-03-22 13:00:07] [INFO ] Flow matrix only has 2567 transitions (discarded 379 similar events)
// Phase 1: matrix 2567 rows 1259 cols
[2023-03-22 13:00:07] [INFO ] Computed 110 place invariants in 28 ms
[2023-03-22 13:00:08] [INFO ] [Real]Absence check using 31 positive place invariants in 14 ms returned sat
[2023-03-22 13:00:08] [INFO ] [Real]Absence check using 31 positive and 79 generalized place invariants in 35 ms returned sat
[2023-03-22 13:00:12] [INFO ] After 2508ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:32
[2023-03-22 13:00:12] [INFO ] State equation strengthened by 1175 read => feed constraints.
[2023-03-22 13:00:12] [INFO ] After 156ms SMT Verify possible using 1175 Read/Feed constraints in real domain returned unsat :0 sat :0 real:33
[2023-03-22 13:00:12] [INFO ] After 4228ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:33
[2023-03-22 13:00:12] [INFO ] [Nat]Absence check using 31 positive place invariants in 15 ms returned sat
[2023-03-22 13:00:12] [INFO ] [Nat]Absence check using 31 positive and 79 generalized place invariants in 35 ms returned sat
[2023-03-22 13:00:17] [INFO ] After 4124ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :33
[2023-03-22 13:00:34] [INFO ] After 16980ms SMT Verify possible using 1175 Read/Feed constraints in natural domain returned unsat :0 sat :33
[2023-03-22 13:00:35] [INFO ] Deduced a trap composed of 287 places in 630 ms of which 8 ms to minimize.
[2023-03-22 13:00:36] [INFO ] Deduced a trap composed of 257 places in 613 ms of which 2 ms to minimize.
[2023-03-22 13:00:37] [INFO ] Deduced a trap composed of 252 places in 630 ms of which 3 ms to minimize.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineWithTraps(DeadlockTester.java:1255)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineResultsWithTraps(DeadlockTester.java:736)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:656)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 13:00:37] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 13:00:37] [INFO ] After 25058ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:33
Parikh walk visited 0 properties in 120 ms.
Support contains 67 out of 1259 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1259/1259 places, 2946/2946 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 1257 transition count 2930
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 1257 transition count 2930
Applied a total of 4 rules in 122 ms. Remains 1257 /1259 variables (removed 2) and now considering 2930/2946 (removed 16) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 122 ms. Remains : 1257/1259 places, 2930/2946 transitions.
Successfully simplified 15 atomic propositions for a total of 16 simplifications.
[2023-03-22 13:00:37] [INFO ] Flatten gal took : 121 ms
[2023-03-22 13:00:37] [INFO ] Flatten gal took : 124 ms
[2023-03-22 13:00:38] [INFO ] Input system was already deterministic with 3705 transitions.
Support contains 156 out of 1605 places (down from 158) after GAL structural reductions.
Computed a total of 773 stabilizing places and 2072 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 1605/1605 places, 3705/3705 transitions.
Discarding 93 places :
Symmetric choice reduction at 0 with 93 rule applications. Total rules 93 place count 1512 transition count 3437
Iterating global reduction 0 with 93 rules applied. Total rules applied 186 place count 1512 transition count 3437
Discarding 64 places :
Symmetric choice reduction at 0 with 64 rule applications. Total rules 250 place count 1448 transition count 3163
Iterating global reduction 0 with 64 rules applied. Total rules applied 314 place count 1448 transition count 3163
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 342 place count 1420 transition count 2939
Iterating global reduction 0 with 28 rules applied. Total rules applied 370 place count 1420 transition count 2939
Applied a total of 370 rules in 215 ms. Remains 1420 /1605 variables (removed 185) and now considering 2939/3705 (removed 766) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 216 ms. Remains : 1420/1605 places, 2939/3705 transitions.
[2023-03-22 13:00:38] [INFO ] Flatten gal took : 71 ms
[2023-03-22 13:00:38] [INFO ] Flatten gal took : 82 ms
[2023-03-22 13:00:38] [INFO ] Input system was already deterministic with 2939 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1605/1605 places, 3705/3705 transitions.
Discarding 94 places :
Symmetric choice reduction at 0 with 94 rule applications. Total rules 94 place count 1511 transition count 3436
Iterating global reduction 0 with 94 rules applied. Total rules applied 188 place count 1511 transition count 3436
Discarding 65 places :
Symmetric choice reduction at 0 with 65 rule applications. Total rules 253 place count 1446 transition count 3154
Iterating global reduction 0 with 65 rules applied. Total rules applied 318 place count 1446 transition count 3154
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 346 place count 1418 transition count 2930
Iterating global reduction 0 with 28 rules applied. Total rules applied 374 place count 1418 transition count 2930
Applied a total of 374 rules in 217 ms. Remains 1418 /1605 variables (removed 187) and now considering 2930/3705 (removed 775) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 218 ms. Remains : 1418/1605 places, 2930/3705 transitions.
[2023-03-22 13:00:38] [INFO ] Flatten gal took : 76 ms
[2023-03-22 13:00:39] [INFO ] Flatten gal took : 84 ms
[2023-03-22 13:00:39] [INFO ] Input system was already deterministic with 2930 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1605/1605 places, 3705/3705 transitions.
Discarding 90 places :
Symmetric choice reduction at 0 with 90 rule applications. Total rules 90 place count 1515 transition count 3447
Iterating global reduction 0 with 90 rules applied. Total rules applied 180 place count 1515 transition count 3447
Discarding 62 places :
Symmetric choice reduction at 0 with 62 rule applications. Total rules 242 place count 1453 transition count 3182
Iterating global reduction 0 with 62 rules applied. Total rules applied 304 place count 1453 transition count 3182
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 331 place count 1426 transition count 2966
Iterating global reduction 0 with 27 rules applied. Total rules applied 358 place count 1426 transition count 2966
Applied a total of 358 rules in 208 ms. Remains 1426 /1605 variables (removed 179) and now considering 2966/3705 (removed 739) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 208 ms. Remains : 1426/1605 places, 2966/3705 transitions.
[2023-03-22 13:00:39] [INFO ] Flatten gal took : 66 ms
[2023-03-22 13:00:39] [INFO ] Flatten gal took : 72 ms
[2023-03-22 13:00:39] [INFO ] Input system was already deterministic with 2966 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1605/1605 places, 3705/3705 transitions.
Discarding 90 places :
Symmetric choice reduction at 0 with 90 rule applications. Total rules 90 place count 1515 transition count 3454
Iterating global reduction 0 with 90 rules applied. Total rules applied 180 place count 1515 transition count 3454
Discarding 63 places :
Symmetric choice reduction at 0 with 63 rule applications. Total rules 243 place count 1452 transition count 3181
Iterating global reduction 0 with 63 rules applied. Total rules applied 306 place count 1452 transition count 3181
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 333 place count 1425 transition count 2965
Iterating global reduction 0 with 27 rules applied. Total rules applied 360 place count 1425 transition count 2965
Applied a total of 360 rules in 221 ms. Remains 1425 /1605 variables (removed 180) and now considering 2965/3705 (removed 740) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 222 ms. Remains : 1425/1605 places, 2965/3705 transitions.
[2023-03-22 13:00:39] [INFO ] Flatten gal took : 63 ms
[2023-03-22 13:00:40] [INFO ] Flatten gal took : 93 ms
[2023-03-22 13:00:40] [INFO ] Input system was already deterministic with 2965 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1605/1605 places, 3705/3705 transitions.
Discarding 93 places :
Symmetric choice reduction at 0 with 93 rule applications. Total rules 93 place count 1512 transition count 3437
Iterating global reduction 0 with 93 rules applied. Total rules applied 186 place count 1512 transition count 3437
Discarding 64 places :
Symmetric choice reduction at 0 with 64 rule applications. Total rules 250 place count 1448 transition count 3163
Iterating global reduction 0 with 64 rules applied. Total rules applied 314 place count 1448 transition count 3163
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 342 place count 1420 transition count 2939
Iterating global reduction 0 with 28 rules applied. Total rules applied 370 place count 1420 transition count 2939
Applied a total of 370 rules in 220 ms. Remains 1420 /1605 variables (removed 185) and now considering 2939/3705 (removed 766) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 223 ms. Remains : 1420/1605 places, 2939/3705 transitions.
[2023-03-22 13:00:40] [INFO ] Flatten gal took : 85 ms
[2023-03-22 13:00:40] [INFO ] Flatten gal took : 78 ms
[2023-03-22 13:00:40] [INFO ] Input system was already deterministic with 2939 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1605/1605 places, 3705/3705 transitions.
Discarding 85 places :
Symmetric choice reduction at 0 with 85 rule applications. Total rules 85 place count 1520 transition count 3459
Iterating global reduction 0 with 85 rules applied. Total rules applied 170 place count 1520 transition count 3459
Discarding 58 places :
Symmetric choice reduction at 0 with 58 rule applications. Total rules 228 place count 1462 transition count 3205
Iterating global reduction 0 with 58 rules applied. Total rules applied 286 place count 1462 transition count 3205
Discarding 26 places :
Symmetric choice reduction at 0 with 26 rule applications. Total rules 312 place count 1436 transition count 2997
Iterating global reduction 0 with 26 rules applied. Total rules applied 338 place count 1436 transition count 2997
Applied a total of 338 rules in 232 ms. Remains 1436 /1605 variables (removed 169) and now considering 2997/3705 (removed 708) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 232 ms. Remains : 1436/1605 places, 2997/3705 transitions.
[2023-03-22 13:00:41] [INFO ] Flatten gal took : 66 ms
[2023-03-22 13:00:41] [INFO ] Flatten gal took : 81 ms
[2023-03-22 13:00:41] [INFO ] Input system was already deterministic with 2997 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1605/1605 places, 3705/3705 transitions.
Drop transitions removed 36 transitions
Trivial Post-agglo rules discarded 36 transitions
Performed 36 trivial Post agglomeration. Transition count delta: 36
Iterating post reduction 0 with 36 rules applied. Total rules applied 36 place count 1605 transition count 3669
Reduce places removed 36 places and 0 transitions.
Iterating post reduction 1 with 36 rules applied. Total rules applied 72 place count 1569 transition count 3669
Performed 59 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 59 Pre rules applied. Total rules applied 72 place count 1569 transition count 3610
Deduced a syphon composed of 59 places in 2 ms
Reduce places removed 59 places and 0 transitions.
Iterating global reduction 2 with 118 rules applied. Total rules applied 190 place count 1510 transition count 3610
Discarding 63 places :
Symmetric choice reduction at 2 with 63 rule applications. Total rules 253 place count 1447 transition count 3379
Iterating global reduction 2 with 63 rules applied. Total rules applied 316 place count 1447 transition count 3379
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 3 Pre rules applied. Total rules applied 316 place count 1447 transition count 3376
Deduced a syphon composed of 3 places in 2 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 322 place count 1444 transition count 3376
Discarding 35 places :
Symmetric choice reduction at 2 with 35 rule applications. Total rules 357 place count 1409 transition count 3131
Iterating global reduction 2 with 35 rules applied. Total rules applied 392 place count 1409 transition count 3131
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 393 place count 1408 transition count 3123
Iterating global reduction 2 with 1 rules applied. Total rules applied 394 place count 1408 transition count 3123
Performed 41 Post agglomeration using F-continuation condition.Transition count delta: 41
Deduced a syphon composed of 41 places in 2 ms
Reduce places removed 41 places and 0 transitions.
Iterating global reduction 2 with 82 rules applied. Total rules applied 476 place count 1367 transition count 3082
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 500 place count 1343 transition count 3058
Iterating global reduction 2 with 24 rules applied. Total rules applied 524 place count 1343 transition count 3058
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 546 place count 1321 transition count 2882
Iterating global reduction 2 with 22 rules applied. Total rules applied 568 place count 1321 transition count 2882
Applied a total of 568 rules in 612 ms. Remains 1321 /1605 variables (removed 284) and now considering 2882/3705 (removed 823) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 613 ms. Remains : 1321/1605 places, 2882/3705 transitions.
[2023-03-22 13:00:42] [INFO ] Flatten gal took : 58 ms
[2023-03-22 13:00:42] [INFO ] Flatten gal took : 67 ms
[2023-03-22 13:00:42] [INFO ] Input system was already deterministic with 2882 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1605/1605 places, 3705/3705 transitions.
Discarding 87 places :
Symmetric choice reduction at 0 with 87 rule applications. Total rules 87 place count 1518 transition count 3443
Iterating global reduction 0 with 87 rules applied. Total rules applied 174 place count 1518 transition count 3443
Discarding 57 places :
Symmetric choice reduction at 0 with 57 rule applications. Total rules 231 place count 1461 transition count 3197
Iterating global reduction 0 with 57 rules applied. Total rules applied 288 place count 1461 transition count 3197
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 312 place count 1437 transition count 3005
Iterating global reduction 0 with 24 rules applied. Total rules applied 336 place count 1437 transition count 3005
Applied a total of 336 rules in 235 ms. Remains 1437 /1605 variables (removed 168) and now considering 3005/3705 (removed 700) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 235 ms. Remains : 1437/1605 places, 3005/3705 transitions.
[2023-03-22 13:00:42] [INFO ] Flatten gal took : 67 ms
[2023-03-22 13:00:42] [INFO ] Flatten gal took : 81 ms
[2023-03-22 13:00:42] [INFO ] Input system was already deterministic with 3005 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1605/1605 places, 3705/3705 transitions.
Discarding 83 places :
Symmetric choice reduction at 0 with 83 rule applications. Total rules 83 place count 1522 transition count 3468
Iterating global reduction 0 with 83 rules applied. Total rules applied 166 place count 1522 transition count 3468
Discarding 59 places :
Symmetric choice reduction at 0 with 59 rule applications. Total rules 225 place count 1463 transition count 3220
Iterating global reduction 0 with 59 rules applied. Total rules applied 284 place count 1463 transition count 3220
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 308 place count 1439 transition count 3028
Iterating global reduction 0 with 24 rules applied. Total rules applied 332 place count 1439 transition count 3028
Applied a total of 332 rules in 207 ms. Remains 1439 /1605 variables (removed 166) and now considering 3028/3705 (removed 677) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 207 ms. Remains : 1439/1605 places, 3028/3705 transitions.
[2023-03-22 13:00:43] [INFO ] Flatten gal took : 66 ms
[2023-03-22 13:00:43] [INFO ] Flatten gal took : 75 ms
[2023-03-22 13:00:43] [INFO ] Input system was already deterministic with 3028 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1605/1605 places, 3705/3705 transitions.
Discarding 86 places :
Symmetric choice reduction at 0 with 86 rule applications. Total rules 86 place count 1519 transition count 3472
Iterating global reduction 0 with 86 rules applied. Total rules applied 172 place count 1519 transition count 3472
Discarding 60 places :
Symmetric choice reduction at 0 with 60 rule applications. Total rules 232 place count 1459 transition count 3230
Iterating global reduction 0 with 60 rules applied. Total rules applied 292 place count 1459 transition count 3230
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 320 place count 1431 transition count 3006
Iterating global reduction 0 with 28 rules applied. Total rules applied 348 place count 1431 transition count 3006
Applied a total of 348 rules in 210 ms. Remains 1431 /1605 variables (removed 174) and now considering 3006/3705 (removed 699) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 210 ms. Remains : 1431/1605 places, 3006/3705 transitions.
[2023-03-22 13:00:43] [INFO ] Flatten gal took : 66 ms
[2023-03-22 13:00:43] [INFO ] Flatten gal took : 72 ms
[2023-03-22 13:00:43] [INFO ] Input system was already deterministic with 3006 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1605/1605 places, 3705/3705 transitions.
Discarding 89 places :
Symmetric choice reduction at 0 with 89 rule applications. Total rules 89 place count 1516 transition count 3462
Iterating global reduction 0 with 89 rules applied. Total rules applied 178 place count 1516 transition count 3462
Discarding 63 places :
Symmetric choice reduction at 0 with 63 rule applications. Total rules 241 place count 1453 transition count 3189
Iterating global reduction 0 with 63 rules applied. Total rules applied 304 place count 1453 transition count 3189
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 331 place count 1426 transition count 2973
Iterating global reduction 0 with 27 rules applied. Total rules applied 358 place count 1426 transition count 2973
Applied a total of 358 rules in 247 ms. Remains 1426 /1605 variables (removed 179) and now considering 2973/3705 (removed 732) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 247 ms. Remains : 1426/1605 places, 2973/3705 transitions.
[2023-03-22 13:00:44] [INFO ] Flatten gal took : 63 ms
[2023-03-22 13:00:44] [INFO ] Flatten gal took : 68 ms
[2023-03-22 13:00:44] [INFO ] Input system was already deterministic with 2973 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1605/1605 places, 3705/3705 transitions.
Discarding 86 places :
Symmetric choice reduction at 0 with 86 rule applications. Total rules 86 place count 1519 transition count 3465
Iterating global reduction 0 with 86 rules applied. Total rules applied 172 place count 1519 transition count 3465
Discarding 61 places :
Symmetric choice reduction at 0 with 61 rule applications. Total rules 233 place count 1458 transition count 3208
Iterating global reduction 0 with 61 rules applied. Total rules applied 294 place count 1458 transition count 3208
Discarding 26 places :
Symmetric choice reduction at 0 with 26 rule applications. Total rules 320 place count 1432 transition count 3000
Iterating global reduction 0 with 26 rules applied. Total rules applied 346 place count 1432 transition count 3000
Applied a total of 346 rules in 216 ms. Remains 1432 /1605 variables (removed 173) and now considering 3000/3705 (removed 705) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 216 ms. Remains : 1432/1605 places, 3000/3705 transitions.
[2023-03-22 13:00:44] [INFO ] Flatten gal took : 66 ms
[2023-03-22 13:00:44] [INFO ] Flatten gal took : 110 ms
[2023-03-22 13:00:45] [INFO ] Input system was already deterministic with 3000 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1605/1605 places, 3705/3705 transitions.
Discarding 93 places :
Symmetric choice reduction at 0 with 93 rule applications. Total rules 93 place count 1512 transition count 3437
Iterating global reduction 0 with 93 rules applied. Total rules applied 186 place count 1512 transition count 3437
Discarding 64 places :
Symmetric choice reduction at 0 with 64 rule applications. Total rules 250 place count 1448 transition count 3156
Iterating global reduction 0 with 64 rules applied. Total rules applied 314 place count 1448 transition count 3156
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 341 place count 1421 transition count 2940
Iterating global reduction 0 with 27 rules applied. Total rules applied 368 place count 1421 transition count 2940
Applied a total of 368 rules in 236 ms. Remains 1421 /1605 variables (removed 184) and now considering 2940/3705 (removed 765) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 236 ms. Remains : 1421/1605 places, 2940/3705 transitions.
[2023-03-22 13:00:45] [INFO ] Flatten gal took : 62 ms
[2023-03-22 13:00:45] [INFO ] Flatten gal took : 71 ms
[2023-03-22 13:00:45] [INFO ] Input system was already deterministic with 2940 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1605/1605 places, 3705/3705 transitions.
Discarding 93 places :
Symmetric choice reduction at 0 with 93 rule applications. Total rules 93 place count 1512 transition count 3437
Iterating global reduction 0 with 93 rules applied. Total rules applied 186 place count 1512 transition count 3437
Discarding 64 places :
Symmetric choice reduction at 0 with 64 rule applications. Total rules 250 place count 1448 transition count 3163
Iterating global reduction 0 with 64 rules applied. Total rules applied 314 place count 1448 transition count 3163
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 342 place count 1420 transition count 2939
Iterating global reduction 0 with 28 rules applied. Total rules applied 370 place count 1420 transition count 2939
Applied a total of 370 rules in 252 ms. Remains 1420 /1605 variables (removed 185) and now considering 2939/3705 (removed 766) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 252 ms. Remains : 1420/1605 places, 2939/3705 transitions.
[2023-03-22 13:00:45] [INFO ] Flatten gal took : 62 ms
[2023-03-22 13:00:45] [INFO ] Flatten gal took : 70 ms
[2023-03-22 13:00:46] [INFO ] Input system was already deterministic with 2939 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1605/1605 places, 3705/3705 transitions.
Discarding 92 places :
Symmetric choice reduction at 0 with 92 rule applications. Total rules 92 place count 1513 transition count 3445
Iterating global reduction 0 with 92 rules applied. Total rules applied 184 place count 1513 transition count 3445
Discarding 64 places :
Symmetric choice reduction at 0 with 64 rule applications. Total rules 248 place count 1449 transition count 3164
Iterating global reduction 0 with 64 rules applied. Total rules applied 312 place count 1449 transition count 3164
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 340 place count 1421 transition count 2940
Iterating global reduction 0 with 28 rules applied. Total rules applied 368 place count 1421 transition count 2940
Applied a total of 368 rules in 208 ms. Remains 1421 /1605 variables (removed 184) and now considering 2940/3705 (removed 765) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 210 ms. Remains : 1421/1605 places, 2940/3705 transitions.
[2023-03-22 13:00:46] [INFO ] Flatten gal took : 62 ms
[2023-03-22 13:00:46] [INFO ] Flatten gal took : 71 ms
[2023-03-22 13:00:46] [INFO ] Input system was already deterministic with 2940 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1605/1605 places, 3705/3705 transitions.
Drop transitions removed 40 transitions
Trivial Post-agglo rules discarded 40 transitions
Performed 40 trivial Post agglomeration. Transition count delta: 40
Iterating post reduction 0 with 40 rules applied. Total rules applied 40 place count 1605 transition count 3665
Reduce places removed 40 places and 0 transitions.
Iterating post reduction 1 with 40 rules applied. Total rules applied 80 place count 1565 transition count 3665
Performed 61 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 61 Pre rules applied. Total rules applied 80 place count 1565 transition count 3604
Deduced a syphon composed of 61 places in 2 ms
Reduce places removed 61 places and 0 transitions.
Iterating global reduction 2 with 122 rules applied. Total rules applied 202 place count 1504 transition count 3604
Discarding 67 places :
Symmetric choice reduction at 2 with 67 rule applications. Total rules 269 place count 1437 transition count 3362
Iterating global reduction 2 with 67 rules applied. Total rules applied 336 place count 1437 transition count 3362
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 3 Pre rules applied. Total rules applied 336 place count 1437 transition count 3359
Deduced a syphon composed of 3 places in 2 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 342 place count 1434 transition count 3359
Discarding 37 places :
Symmetric choice reduction at 2 with 37 rule applications. Total rules 379 place count 1397 transition count 3098
Iterating global reduction 2 with 37 rules applied. Total rules applied 416 place count 1397 transition count 3098
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 417 place count 1396 transition count 3090
Iterating global reduction 2 with 1 rules applied. Total rules applied 418 place count 1396 transition count 3090
Performed 43 Post agglomeration using F-continuation condition.Transition count delta: 43
Deduced a syphon composed of 43 places in 1 ms
Reduce places removed 43 places and 0 transitions.
Iterating global reduction 2 with 86 rules applied. Total rules applied 504 place count 1353 transition count 3047
Discarding 27 places :
Symmetric choice reduction at 2 with 27 rule applications. Total rules 531 place count 1326 transition count 3020
Iterating global reduction 2 with 27 rules applied. Total rules applied 558 place count 1326 transition count 3020
Discarding 26 places :
Symmetric choice reduction at 2 with 26 rule applications. Total rules 584 place count 1300 transition count 2812
Iterating global reduction 2 with 26 rules applied. Total rules applied 610 place count 1300 transition count 2812
Applied a total of 610 rules in 463 ms. Remains 1300 /1605 variables (removed 305) and now considering 2812/3705 (removed 893) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 464 ms. Remains : 1300/1605 places, 2812/3705 transitions.
[2023-03-22 13:00:47] [INFO ] Flatten gal took : 52 ms
[2023-03-22 13:00:47] [INFO ] Flatten gal took : 61 ms
[2023-03-22 13:00:47] [INFO ] Input system was already deterministic with 2812 transitions.
Finished random walk after 3497 steps, including 58 resets, run visited all 1 properties in 20 ms. (steps per millisecond=174 )
FORMULA MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
[2023-03-22 13:00:47] [INFO ] Flatten gal took : 86 ms
[2023-03-22 13:00:47] [INFO ] Flatten gal took : 93 ms
[2023-03-22 13:00:47] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 41 ms.
[2023-03-22 13:00:47] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1605 places, 3705 transitions and 15996 arcs took 19 ms.
Total runtime 136783 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT MultiCrashLeafsetExtension-PT-S16C08
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 10713204 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16094708 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 4 (type CNST) for 3 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 4 (type CNST) for MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 1 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 11 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 19 (type EXCL) for 18 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 4/256 4/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06 248264 m, 49652 m/sec, 331373 t fired, .

Time elapsed: 16 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 9/256 6/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06 501136 m, 50574 m/sec, 725606 t fired, .

Time elapsed: 21 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 14/256 9/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06 745906 m, 48954 m/sec, 1112995 t fired, .

Time elapsed: 26 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 19/256 11/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06 985897 m, 47998 m/sec, 1493623 t fired, .

Time elapsed: 31 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 24/256 13/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06 1233619 m, 49544 m/sec, 1881117 t fired, .

Time elapsed: 36 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 29/256 16/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06 1503587 m, 53993 m/sec, 2262063 t fired, .

Time elapsed: 41 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 34/256 18/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06 1701379 m, 39558 m/sec, 2651698 t fired, .

Time elapsed: 46 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 39/256 19/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06 1896444 m, 39013 m/sec, 3040573 t fired, .

Time elapsed: 51 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 44/256 21/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06 2068551 m, 34421 m/sec, 3434133 t fired, .

Time elapsed: 56 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 49/256 23/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06 2295587 m, 45407 m/sec, 3819104 t fired, .

Time elapsed: 61 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 54/256 24/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06 2524814 m, 45845 m/sec, 4191814 t fired, .

Time elapsed: 66 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 59/256 26/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06 2774163 m, 49869 m/sec, 4570109 t fired, .

Time elapsed: 71 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 64/256 28/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06 3035111 m, 52189 m/sec, 4945860 t fired, .

Time elapsed: 76 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 69/256 29/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06 3232316 m, 39441 m/sec, 5328936 t fired, .

Time elapsed: 81 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 74/256 30/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06 3421143 m, 37765 m/sec, 5711528 t fired, .

Time elapsed: 86 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 79/256 32/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06 3592664 m, 34304 m/sec, 6100962 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 19 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 43 (type EXCL) for 42 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14
lola: time limit : 269 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/269 5/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14 317491 m, 63498 m/sec, 395800 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/269 9/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14 622525 m, 61006 m/sec, 782229 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/269 12/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14 928605 m, 61216 m/sec, 1168120 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/269 15/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14 1230608 m, 60400 m/sec, 1551235 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/269 19/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14 1539553 m, 61789 m/sec, 1945594 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/269 22/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14 1844525 m, 60994 m/sec, 2336218 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/269 26/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14 2146687 m, 60432 m/sec, 2724659 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 40/269 29/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14 2450244 m, 60711 m/sec, 3113913 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 45/269 31/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14 2751842 m, 60319 m/sec, 3494317 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 43 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 40 (type EXCL) for 39 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13
lola: time limit : 287 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/287 5/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13 295841 m, 59168 m/sec, 367521 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/287 8/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13 583234 m, 57478 m/sec, 729510 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/287 11/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13 867695 m, 56892 m/sec, 1090782 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/287 14/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13 1151157 m, 56692 m/sec, 1451707 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 25/287 17/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13 1435458 m, 56860 m/sec, 1810742 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 30/287 19/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13 1713086 m, 55525 m/sec, 2165725 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 35/287 21/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13 1992322 m, 55847 m/sec, 2520093 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 40/287 24/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13 2270979 m, 55731 m/sec, 2877861 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 45/287 27/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13 2545035 m, 54811 m/sec, 3232018 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 50/287 29/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13 2819043 m, 54801 m/sec, 3586765 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 40 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 37 (type EXCL) for 36 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12
lola: time limit : 309 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/309 5/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12 298485 m, 59697 m/sec, 371885 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/309 8/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12 585287 m, 57360 m/sec, 734853 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/309 12/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12 871784 m, 57299 m/sec, 1096115 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/309 14/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12 1151941 m, 56031 m/sec, 1451313 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/309 17/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12 1436772 m, 56966 m/sec, 1813281 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/309 21/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12 1716819 m, 56009 m/sec, 2171640 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/309 24/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12 1990501 m, 54736 m/sec, 2523591 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/309 27/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12 2265812 m, 55062 m/sec, 2879022 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/309 30/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12 2547779 m, 56393 m/sec, 3236336 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 50/309 32/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12 2821532 m, 54750 m/sec, 3583487 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 37 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 34 (type EXCL) for 33 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11
lola: time limit : 334 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11
lola: result : false
lola: markings : 84
lola: fired transitions : 250
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10
lola: time limit : 371 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/371 5/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10 287761 m, 57552 m/sec, 358422 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/371 8/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10 568042 m, 56056 m/sec, 712814 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/371 11/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10 849223 m, 56236 m/sec, 1068025 t fired, .

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/371 14/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10 1124381 m, 55031 m/sec, 1415919 t fired, .

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 31 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10
lola: result : false
lola: markings : 1299079
lola: fired transitions : 1638427
lola: time used : 24.000000
lola: memory pages used : 16
lola: LAUNCH task # 28 (type EXCL) for 27 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09
lola: time limit : 415 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09
lola: result : false
lola: markings : 2175
lola: fired transitions : 2435
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08
lola: time limit : 474 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08
lola: result : true
lola: markings : 84
lola: fired transitions : 83
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07
lola: time limit : 553 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07
lola: result : true
lola: markings : 84
lola: fired transitions : 86
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05
lola: time limit : 664 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 1/664 2/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05 108529 m, 21705 m/sec, 134432 t fired, .

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 6/664 6/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05 403835 m, 59061 m/sec, 505042 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 11/664 10/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05 690870 m, 57407 m/sec, 870265 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 16 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05
lola: result : false
lola: markings : 821004
lola: fired transitions : 1033410
lola: time used : 14.000000
lola: memory pages used : 11
lola: LAUNCH task # 13 (type EXCL) for 12 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04
lola: time limit : 826 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04
lola: result : true
lola: markings : 10795
lola: fired transitions : 13043
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03
lola: time limit : 1102 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 2/1102 3/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03 153856 m, 30771 m/sec, 190881 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 7/1102 7/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03 448290 m, 58886 m/sec, 560957 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 12/1102 10/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03 734916 m, 57325 m/sec, 924454 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 17/1102 13/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03 1018748 m, 56766 m/sec, 1281559 t fired, .

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 22/1102 16/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03 1301475 m, 56545 m/sec, 1641310 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 27/1102 19/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03 1584625 m, 56630 m/sec, 2000971 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 32/1102 21/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03 1864882 m, 56051 m/sec, 2353509 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 37/1102 24/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03 2144915 m, 56006 m/sec, 2709619 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 42/1102 26/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03 2424453 m, 55907 m/sec, 3064834 t fired, .

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 47/1102 28/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03 2701879 m, 55485 m/sec, 3418314 t fired, .

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 52/1102 31/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03 2978813 m, 55386 m/sec, 3772702 t fired, .

Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 10 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 7 (type EXCL) for 6 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02
lola: time limit : 1624 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/1624 5/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02 298880 m, 59776 m/sec, 372379 t fired, .

Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/1624 8/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02 588007 m, 57825 m/sec, 738358 t fired, .

Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/1624 12/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02 878366 m, 58071 m/sec, 1107218 t fired, .

Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/1624 14/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02 1157854 m, 55897 m/sec, 1470797 t fired, .

Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/1624 18/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02 1443834 m, 57196 m/sec, 1835544 t fired, .

Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 31/1624 21/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02 1722809 m, 55795 m/sec, 2197049 t fired, .

Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 36/1624 24/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02 1996420 m, 54722 m/sec, 2556101 t fired, .

Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 41/1624 27/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02 2270842 m, 54884 m/sec, 2914971 t fired, .

Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 46/1624 30/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02 2552754 m, 56382 m/sec, 3275291 t fired, .

Time elapsed: 397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 51/1624 32/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02 2829942 m, 55437 m/sec, 3627032 t fired, .

Time elapsed: 402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 7 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 1 (type EXCL) for 0 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00
lola: time limit : 3193 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/3193 5/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00 300799 m, 60159 m/sec, 374823 t fired, .

Time elapsed: 412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/3193 9/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00 590858 m, 58011 m/sec, 742055 t fired, .

Time elapsed: 417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/3193 12/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00 883451 m, 58518 m/sec, 1110800 t fired, .

Time elapsed: 422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/3193 14/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00 1169092 m, 57128 m/sec, 1473319 t fired, .

Time elapsed: 427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/3193 18/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00 1458761 m, 57933 m/sec, 1841369 t fired, .

Time elapsed: 432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/3193 21/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00 1743084 m, 56864 m/sec, 2205429 t fired, .

Time elapsed: 437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/3193 24/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00 2024012 m, 56185 m/sec, 2566997 t fired, .

Time elapsed: 442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/3193 27/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00 2300912 m, 55380 m/sec, 2924947 t fired, .

Time elapsed: 447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/3193 30/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00 2584537 m, 56725 m/sec, 3282777 t fired, .

Time elapsed: 452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/3193 32/32 MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00 2860269 m, 55146 m/sec, 3633364 t fired, .

Time elapsed: 457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 1 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 542 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 547 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 552 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 557 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 562 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 567 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 572 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 577 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 582 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 587 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 692 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 697 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 702 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 707 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 712 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 717 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 722 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 727 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 732 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 737 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 742 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 747 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 752 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 757 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 762 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 767 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 772 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 777 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 782 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 787 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 792 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 797 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 802 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 807 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 812 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 817 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 822 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 827 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 832 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 837 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 842 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 847 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 852 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 857 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 862 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 867 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 872 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 877 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 882 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 887 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 892 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 897 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 902 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 907 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 912 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 917 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 922 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 927 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 932 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 937 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 942 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 947 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 952 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 957 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 962 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 967 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 972 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 977 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 982 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 987 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 992 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 997 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1002 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1007 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1012 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1017 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1022 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1027 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1032 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1037 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1042 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1047 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1052 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1057 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1062 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1067 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1072 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1077 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1082 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1087 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1092 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1097 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1102 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1107 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1112 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1117 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1122 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1127 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1132 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1137 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1142 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1147 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1152 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1157 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1162 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1167 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1172 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1177 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1182 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1187 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1192 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1197 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1202 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1207 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1212 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1217 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1222 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1227 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1232 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1237 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1242 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1247 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1252 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1257 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1262 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1267 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1272 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1277 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1282 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1287 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1292 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1297 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1302 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1307 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1312 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1317 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1322 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1327 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1332 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1337 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1342 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1347 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1352 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1357 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1362 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1367 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1372 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1377 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1382 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1387 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1392 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1397 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1402 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1407 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1412 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1442 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1447 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1452 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1457 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1462 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1542 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1547 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1552 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1557 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1562 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1567 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1572 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1577 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1582 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1587 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1692 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1697 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1702 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1707 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1712 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1717 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1722 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1727 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1732 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1737 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1742 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1747 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1752 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1757 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1762 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1767 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1772 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1777 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1782 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1787 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1792 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1797 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1802 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1807 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1812 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1817 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1822 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1827 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1832 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1837 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1842 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1847 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1852 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1857 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1862 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1867 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1872 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1877 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1882 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1887 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1892 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1897 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1902 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1907 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1912 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1917 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1922 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1927 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1932 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1937 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1942 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1947 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1952 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1957 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1962 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1967 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1972 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1977 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1982 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1987 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1992 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1997 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2002 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2007 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2012 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2017 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2022 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2027 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2032 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2037 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2042 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2047 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2052 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2057 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2062 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2067 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2072 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2077 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2082 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2087 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2092 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2097 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2102 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2107 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2112 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2117 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2122 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2127 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2132 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2137 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2142 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2147 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2152 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2157 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2162 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2167 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2172 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2177 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2182 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2187 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2192 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2197 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2202 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2207 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2212 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2217 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2222 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2227 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2232 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2237 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2242 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2247 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2252 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2257 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2262 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2267 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2272 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2277 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2282 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2287 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2292 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2297 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2302 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2307 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2312 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2317 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2322 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2327 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2332 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2337 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2342 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2347 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2352 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2358 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2363 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2368 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2373 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2378 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2383 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2388 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2393 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2398 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2403 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2408 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2413 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2418 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2423 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2428 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2433 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2438 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2443 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2448 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2453 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2458 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2463 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2468 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2473 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2478 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2483 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2488 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2493 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-01: INITIAL true preprocessing
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-07: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-09: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-10: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed