About the Execution of LoLa+red for MAPK-PT-05120
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 5910.088 | 144068.00 | 135390.00 | 688.80 | ????FTTT?TTTT?TT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416300618.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is MAPK-PT-05120, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416300618
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 532K
-rw-r--r-- 1 mcc users 7.9K Feb 26 10:48 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 26 10:48 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 26 10:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 63K Feb 26 10:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.1K Feb 25 16:22 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:22 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:22 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:22 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 10:49 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 117K Feb 26 10:49 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 10:49 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 102K Feb 26 10:49 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:22 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:22 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 25K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME MAPK-PT-05120-CTLFireability-00
FORMULA_NAME MAPK-PT-05120-CTLFireability-01
FORMULA_NAME MAPK-PT-05120-CTLFireability-02
FORMULA_NAME MAPK-PT-05120-CTLFireability-03
FORMULA_NAME MAPK-PT-05120-CTLFireability-04
FORMULA_NAME MAPK-PT-05120-CTLFireability-05
FORMULA_NAME MAPK-PT-05120-CTLFireability-06
FORMULA_NAME MAPK-PT-05120-CTLFireability-07
FORMULA_NAME MAPK-PT-05120-CTLFireability-08
FORMULA_NAME MAPK-PT-05120-CTLFireability-09
FORMULA_NAME MAPK-PT-05120-CTLFireability-10
FORMULA_NAME MAPK-PT-05120-CTLFireability-11
FORMULA_NAME MAPK-PT-05120-CTLFireability-12
FORMULA_NAME MAPK-PT-05120-CTLFireability-13
FORMULA_NAME MAPK-PT-05120-CTLFireability-14
FORMULA_NAME MAPK-PT-05120-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679468076905
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=MAPK-PT-05120
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 06:54:38] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 06:54:38] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 06:54:38] [INFO ] Load time of PNML (sax parser for PT used): 23 ms
[2023-03-22 06:54:38] [INFO ] Transformed 22 places.
[2023-03-22 06:54:38] [INFO ] Transformed 30 transitions.
[2023-03-22 06:54:38] [INFO ] Parsed PT model containing 22 places and 30 transitions and 90 arcs in 79 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Initial state reduction rules removed 3 formulas.
FORMULA MAPK-PT-05120-CTLFireability-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA MAPK-PT-05120-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA MAPK-PT-05120-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 22 out of 22 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 8 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
// Phase 1: matrix 30 rows 22 cols
[2023-03-22 06:54:38] [INFO ] Computed 7 place invariants in 9 ms
[2023-03-22 06:54:38] [INFO ] Implicit Places using invariants in 344 ms returned []
[2023-03-22 06:54:38] [INFO ] Invariant cache hit.
[2023-03-22 06:54:38] [INFO ] Implicit Places using invariants and state equation in 43 ms returned []
Implicit Place search using SMT with State Equation took 410 ms to find 0 implicit places.
[2023-03-22 06:54:38] [INFO ] Invariant cache hit.
[2023-03-22 06:54:38] [INFO ] Dead Transitions using invariants and state equation in 40 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 459 ms. Remains : 22/22 places, 30/30 transitions.
Support contains 22 out of 22 places after structural reductions.
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 15 ms
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 6 ms
[2023-03-22 06:54:39] [INFO ] Input system was already deterministic with 30 transitions.
Incomplete random walk after 10250 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=539 ) properties (out of 36) seen :6
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 30) seen :14
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 16) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 15) seen :4
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 11) seen :4
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 7) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 5) seen :1
Running SMT prover for 4 properties.
[2023-03-22 06:54:39] [INFO ] Invariant cache hit.
[2023-03-22 06:54:39] [INFO ] [Real]Absence check using 7 positive place invariants in 2 ms returned sat
[2023-03-22 06:54:39] [INFO ] After 61ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-22 06:54:39] [INFO ] [Nat]Absence check using 7 positive place invariants in 8 ms returned sat
[2023-03-22 06:54:39] [INFO ] After 17ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-22 06:54:39] [INFO ] After 29ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :4
Attempting to minimize the solution found.
Minimization took 11 ms.
[2023-03-22 06:54:39] [INFO ] After 99ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :4
Fused 4 Parikh solutions to 3 different solutions.
Finished Parikh walk after 15701 steps, including 0 resets, run visited all 4 properties in 64 ms. (steps per millisecond=245 )
Parikh walk visited 4 properties in 65 ms.
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 3 ms
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 4 ms
[2023-03-22 06:54:39] [INFO ] Input system was already deterministic with 30 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 22 transition count 30
Applied a total of 1 rules in 6 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 3 ms
[2023-03-22 06:54:39] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:54:39] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:54:39] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:54:39] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:54:39] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:54:39] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:54:39] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:54:39] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:54:39] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:54:39] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 22 transition count 29
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 20 transition count 29
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 20 transition count 28
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 5 place count 20 transition count 27
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 7 place count 18 transition count 27
Partial Post-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 2 with 2 rules applied. Total rules applied 9 place count 18 transition count 27
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 10 place count 17 transition count 26
Iterating global reduction 2 with 1 rules applied. Total rules applied 11 place count 17 transition count 26
Applied a total of 11 rules in 8 ms. Remains 17 /22 variables (removed 5) and now considering 26/30 (removed 4) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 17/22 places, 26/30 transitions.
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:54:39] [INFO ] Input system was already deterministic with 26 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:54:39] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:54:39] [INFO ] Input system was already deterministic with 30 transitions.
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:54:39] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:54:39] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-22 06:54:39] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 22 places, 30 transitions and 90 arcs took 0 ms.
Total runtime 1376 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT MAPK-PT-05120
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability
FORMULA MAPK-PT-05120-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPK-PT-05120-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPK-PT-05120-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPK-PT-05120-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPK-PT-05120-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPK-PT-05120-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPK-PT-05120-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679468220973
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 1 (type EXCL) for 0 MAPK-PT-05120-CTLFireability-00
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-15: DISJ 0 3 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/240 8/32 MAPK-PT-05120-CTLFireability-00 1877884 m, 375576 m/sec, 7631284 t fired, .
Time elapsed: 5 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-15: DISJ 0 3 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/240 29/32 MAPK-PT-05120-CTLFireability-00 7126112 m, 1049645 m/sec, 14176705 t fired, .
Time elapsed: 10 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-15: DISJ 0 3 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/240 32/32 MAPK-PT-05120-CTLFireability-00 7927800 m, 160337 m/sec, 22072116 t fired, .
Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-15: DISJ 0 3 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/240 32/32 MAPK-PT-05120-CTLFireability-00 7930730 m, 586 m/sec, 29419210 t fired, .
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 1 (type EXCL) for MAPK-PT-05120-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-15: DISJ 0 3 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 45 (type EXCL) for 36 MAPK-PT-05120-CTLFireability-15
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for MAPK-PT-05120-CTLFireability-15
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 MAPK-PT-05120-CTLFireability-14
lola: time limit : 325 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for MAPK-PT-05120-CTLFireability-14
lola: result : true
lola: markings : 1
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 MAPK-PT-05120-CTLFireability-11
lola: time limit : 357 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for MAPK-PT-05120-CTLFireability-11
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 MAPK-PT-05120-CTLFireability-08
lola: time limit : 397 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/397 5/32 MAPK-PT-05120-CTLFireability-08 1181239 m, 236247 m/sec, 8374669 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/397 9/32 MAPK-PT-05120-CTLFireability-08 2222514 m, 208255 m/sec, 15991372 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/397 15/32 MAPK-PT-05120-CTLFireability-08 3657363 m, 286969 m/sec, 23701807 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/397 21/32 MAPK-PT-05120-CTLFireability-08 5011288 m, 270785 m/sec, 30979291 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/397 26/32 MAPK-PT-05120-CTLFireability-08 6319893 m, 261721 m/sec, 38009024 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/397 31/32 MAPK-PT-05120-CTLFireability-08 7613402 m, 258701 m/sec, 44962217 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 25 (type EXCL) for MAPK-PT-05120-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 22 (type EXCL) for 21 MAPK-PT-05120-CTLFireability-07
lola: time limit : 442 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for MAPK-PT-05120-CTLFireability-07
lola: result : true
lola: markings : 10242
lola: fired transitions : 40965
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 MAPK-PT-05120-CTLFireability-06
lola: time limit : 505 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for MAPK-PT-05120-CTLFireability-06
lola: result : true
lola: markings : 10242
lola: fired transitions : 10244
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 MAPK-PT-05120-CTLFireability-05
lola: time limit : 590 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-06: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-07: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/590 12/32 MAPK-PT-05120-CTLFireability-05 2930219 m, 586043 m/sec, 8806790 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 16 (type EXCL) for MAPK-PT-05120-CTLFireability-05
lola: result : true
lola: markings : 5768320
lola: fired transitions : 17333121
lola: time used : 10.000000
lola: memory pages used : 24
lola: LAUNCH task # 13 (type EXCL) for 12 MAPK-PT-05120-CTLFireability-04
lola: time limit : 706 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for MAPK-PT-05120-CTLFireability-04
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 MAPK-PT-05120-CTLFireability-03
lola: time limit : 882 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-04: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-05: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-06: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-07: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 0/882 1/32 MAPK-PT-05120-CTLFireability-03 78829 m, 15765 m/sec, 186582 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-04: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-05: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-06: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-07: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/882 8/32 MAPK-PT-05120-CTLFireability-03 1767534 m, 337741 m/sec, 7531681 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-04: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-05: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-06: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-07: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/882 18/32 MAPK-PT-05120-CTLFireability-03 4377345 m, 521962 m/sec, 14439128 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-04: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-05: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-06: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-07: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/882 29/32 MAPK-PT-05120-CTLFireability-03 7125917 m, 549714 m/sec, 20963449 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 10 (type EXCL) for MAPK-PT-05120-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-04: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-05: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-06: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-07: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 7 (type EXCL) for 6 MAPK-PT-05120-CTLFireability-02
lola: time limit : 1170 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-04: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-05: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-06: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-07: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/1170 6/32 MAPK-PT-05120-CTLFireability-02 1472105 m, 294421 m/sec, 9003368 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-04: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-05: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-06: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-07: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/1170 13/32 MAPK-PT-05120-CTLFireability-02 3048200 m, 315219 m/sec, 17232664 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-04: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-05: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-06: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-07: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/1170 20/32 MAPK-PT-05120-CTLFireability-02 4870471 m, 364454 m/sec, 25196417 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-04: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-05: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-06: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-07: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/1170 27/32 MAPK-PT-05120-CTLFireability-02 6599459 m, 345797 m/sec, 32755097 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 7 (type EXCL) for MAPK-PT-05120-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-04: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-05: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-06: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-07: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 4 (type EXCL) for 3 MAPK-PT-05120-CTLFireability-01
lola: time limit : 1742 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-04: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-05: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-06: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-07: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/1742 8/32 MAPK-PT-05120-CTLFireability-01 1922898 m, 384579 m/sec, 8243058 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-04: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-05: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-06: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-07: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/1742 21/32 MAPK-PT-05120-CTLFireability-01 5003763 m, 616173 m/sec, 15924721 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 4 (type EXCL) for MAPK-PT-05120-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-04: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-05: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-06: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-07: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 31 (type EXCL) for 30 MAPK-PT-05120-CTLFireability-13
lola: time limit : 3470 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-04: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-05: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-06: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-07: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/3470 19/32 MAPK-PT-05120-CTLFireability-13 4472573 m, 894514 m/sec, 7755558 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 31 (type EXCL) for MAPK-PT-05120-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-04: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-05: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-06: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-07: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: Portfolio finished: no open tasks 13
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-00: CTL unknown AGGR
MAPK-PT-05120-CTLFireability-01: CTL unknown AGGR
MAPK-PT-05120-CTLFireability-02: CTL unknown AGGR
MAPK-PT-05120-CTLFireability-03: CTL unknown AGGR
MAPK-PT-05120-CTLFireability-04: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-05: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-06: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-07: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL unknown AGGR
MAPK-PT-05120-CTLFireability-11: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-13: CTL unknown AGGR
MAPK-PT-05120-CTLFireability-14: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: DISJ true CTL model checker
Time elapsed: 140 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MAPK-PT-05120"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is MAPK-PT-05120, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416300618"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MAPK-PT-05120.tgz
mv MAPK-PT-05120 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;