About the Execution of LoLa+red for MAPK-PT-01280
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 5796.831 | 164156.00 | 149821.00 | 928.40 | ??????T?F?TFFFTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416300602.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is MAPK-PT-01280, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416300602
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 456K
-rw-r--r-- 1 mcc users 7.3K Feb 26 10:51 CTLCardinality.txt
-rw-r--r-- 1 mcc users 73K Feb 26 10:51 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K Feb 26 10:50 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 26 10:50 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:22 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:22 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:22 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:22 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 10:52 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 105K Feb 26 10:52 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Feb 26 10:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 67K Feb 26 10:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:22 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:22 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 25K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME MAPK-PT-01280-CTLFireability-00
FORMULA_NAME MAPK-PT-01280-CTLFireability-01
FORMULA_NAME MAPK-PT-01280-CTLFireability-02
FORMULA_NAME MAPK-PT-01280-CTLFireability-03
FORMULA_NAME MAPK-PT-01280-CTLFireability-04
FORMULA_NAME MAPK-PT-01280-CTLFireability-05
FORMULA_NAME MAPK-PT-01280-CTLFireability-06
FORMULA_NAME MAPK-PT-01280-CTLFireability-07
FORMULA_NAME MAPK-PT-01280-CTLFireability-08
FORMULA_NAME MAPK-PT-01280-CTLFireability-09
FORMULA_NAME MAPK-PT-01280-CTLFireability-10
FORMULA_NAME MAPK-PT-01280-CTLFireability-11
FORMULA_NAME MAPK-PT-01280-CTLFireability-12
FORMULA_NAME MAPK-PT-01280-CTLFireability-13
FORMULA_NAME MAPK-PT-01280-CTLFireability-14
FORMULA_NAME MAPK-PT-01280-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679467555938
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=MAPK-PT-01280
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 06:45:57] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 06:45:57] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 06:45:57] [INFO ] Load time of PNML (sax parser for PT used): 23 ms
[2023-03-22 06:45:57] [INFO ] Transformed 22 places.
[2023-03-22 06:45:57] [INFO ] Transformed 30 transitions.
[2023-03-22 06:45:57] [INFO ] Parsed PT model containing 22 places and 30 transitions and 90 arcs in 77 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 22 out of 22 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 7 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
// Phase 1: matrix 30 rows 22 cols
[2023-03-22 06:45:57] [INFO ] Computed 7 place invariants in 9 ms
[2023-03-22 06:45:57] [INFO ] Implicit Places using invariants in 140 ms returned []
[2023-03-22 06:45:57] [INFO ] Invariant cache hit.
[2023-03-22 06:45:57] [INFO ] Implicit Places using invariants and state equation in 59 ms returned []
Implicit Place search using SMT with State Equation took 222 ms to find 0 implicit places.
[2023-03-22 06:45:57] [INFO ] Invariant cache hit.
[2023-03-22 06:45:57] [INFO ] Dead Transitions using invariants and state equation in 34 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 266 ms. Remains : 22/22 places, 30/30 transitions.
Support contains 22 out of 22 places after structural reductions.
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 15 ms
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 5 ms
[2023-03-22 06:45:58] [INFO ] Input system was already deterministic with 30 transitions.
Incomplete random walk after 10276 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=331 ) properties (out of 40) seen :15
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=29 ) properties (out of 25) seen :10
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 15) seen :4
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 11) seen :0
Running SMT prover for 11 properties.
[2023-03-22 06:45:58] [INFO ] Invariant cache hit.
[2023-03-22 06:45:58] [INFO ] [Real]Absence check using 7 positive place invariants in 2 ms returned sat
[2023-03-22 06:45:58] [INFO ] After 35ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2 real:9
[2023-03-22 06:45:58] [INFO ] After 43ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:11
[2023-03-22 06:45:58] [INFO ] After 125ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:11
[2023-03-22 06:45:58] [INFO ] [Nat]Absence check using 7 positive place invariants in 1 ms returned sat
[2023-03-22 06:45:58] [INFO ] After 31ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :11
[2023-03-22 06:45:58] [INFO ] After 72ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :11
Attempting to minimize the solution found.
Minimization took 44 ms.
[2023-03-22 06:45:58] [INFO ] After 167ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :11
Fused 11 Parikh solutions to 10 different solutions.
Finished Parikh walk after 270 steps, including 0 resets, run visited all 11 properties in 9 ms. (steps per millisecond=30 )
Parikh walk visited 11 properties in 9 ms.
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 3 ms
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 4 ms
[2023-03-22 06:45:58] [INFO ] Input system was already deterministic with 30 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 22 transition count 29
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 20 transition count 29
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 20 transition count 28
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 5 place count 20 transition count 27
Reduce places removed 2 places and 0 transitions.
Graph (trivial) has 3 edges and 18 vertex of which 2 / 18 are part of one of the 1 SCC in 1 ms
Free SCC test removed 1 places
Iterating post reduction 1 with 3 rules applied. Total rules applied 8 place count 17 transition count 27
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 10 place count 17 transition count 25
Applied a total of 10 rules in 11 ms. Remains 17 /22 variables (removed 5) and now considering 25/30 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 17/22 places, 25/30 transitions.
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:45:58] [INFO ] Input system was already deterministic with 25 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 22 transition count 29
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 20 transition count 29
Applied a total of 3 rules in 2 ms. Remains 20 /22 variables (removed 2) and now considering 29/30 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 20/22 places, 29/30 transitions.
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:45:58] [INFO ] Input system was already deterministic with 29 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 22 transition count 29
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 20 transition count 29
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 20 transition count 28
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 5 place count 20 transition count 27
Reduce places removed 2 places and 0 transitions.
Graph (trivial) has 3 edges and 18 vertex of which 2 / 18 are part of one of the 1 SCC in 0 ms
Free SCC test removed 1 places
Iterating post reduction 1 with 3 rules applied. Total rules applied 8 place count 17 transition count 27
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 10 place count 17 transition count 25
Applied a total of 10 rules in 3 ms. Remains 17 /22 variables (removed 5) and now considering 25/30 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 17/22 places, 25/30 transitions.
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Input system was already deterministic with 25 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 22 transition count 29
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 20 transition count 29
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 20 transition count 28
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 5 place count 20 transition count 27
Reduce places removed 2 places and 0 transitions.
Graph (trivial) has 3 edges and 18 vertex of which 2 / 18 are part of one of the 1 SCC in 0 ms
Free SCC test removed 1 places
Iterating post reduction 1 with 3 rules applied. Total rules applied 8 place count 17 transition count 27
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 10 place count 17 transition count 25
Applied a total of 10 rules in 3 ms. Remains 17 /22 variables (removed 5) and now considering 25/30 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 17/22 places, 25/30 transitions.
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:45:58] [INFO ] Input system was already deterministic with 25 transitions.
Incomplete random walk after 10258 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=2051 ) properties (out of 1) seen :0
Finished Best-First random walk after 237 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=118 )
FORMULA MAPK-PT-01280-CTLFireability-06 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:45:58] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:45:58] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:45:58] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 22 transition count 29
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 20 transition count 29
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 20 transition count 28
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 5 place count 20 transition count 27
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 7 place count 18 transition count 27
Partial Post-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 2 with 2 rules applied. Total rules applied 9 place count 18 transition count 27
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 10 place count 17 transition count 26
Iterating global reduction 2 with 1 rules applied. Total rules applied 11 place count 17 transition count 26
Applied a total of 11 rules in 4 ms. Remains 17 /22 variables (removed 5) and now considering 26/30 (removed 4) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 17/22 places, 26/30 transitions.
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 1 ms
[2023-03-22 06:45:58] [INFO ] Input system was already deterministic with 26 transitions.
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:45:58] [INFO ] Flatten gal took : 2 ms
[2023-03-22 06:45:58] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-22 06:45:58] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 22 places, 30 transitions and 90 arcs took 0 ms.
Total runtime 1477 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT MAPK-PT-01280
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA MAPK-PT-01280-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPK-PT-01280-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPK-PT-01280-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPK-PT-01280-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPK-PT-01280-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPK-PT-01280-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPK-PT-01280-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679467720094
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 10 (type EXCL) for 9 MAPK-PT-01280-CTLFireability-03
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:735
lola: rewrite Frontend/Parser/formula_rewrite.k:695
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:662
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
MAPK-PT-01280-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/225 6/32 MAPK-PT-01280-CTLFireability-03 1382076 m, 276415 m/sec, 8997505 t fired, .
Time elapsed: 5 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
MAPK-PT-01280-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/225 12/32 MAPK-PT-01280-CTLFireability-03 2846660 m, 292916 m/sec, 17428284 t fired, .
Time elapsed: 10 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
MAPK-PT-01280-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/225 18/32 MAPK-PT-01280-CTLFireability-03 4367405 m, 304149 m/sec, 25552491 t fired, .
Time elapsed: 15 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
MAPK-PT-01280-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/225 25/32 MAPK-PT-01280-CTLFireability-03 6084917 m, 343502 m/sec, 33051551 t fired, .
Time elapsed: 20 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
MAPK-PT-01280-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/225 32/32 MAPK-PT-01280-CTLFireability-03 7778800 m, 338776 m/sec, 41192808 t fired, .
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 10 (type EXCL) for MAPK-PT-01280-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
MAPK-PT-01280-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 44 (type EXCL) for 43 MAPK-PT-01280-CTLFireability-14
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for MAPK-PT-01280-CTLFireability-14
lola: result : true
lola: markings : 2562
lola: fired transitions : 2563
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 MAPK-PT-01280-CTLFireability-13
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for MAPK-PT-01280-CTLFireability-13
lola: result : false
lola: markings : 2562
lola: fired transitions : 2562
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 33 MAPK-PT-01280-CTLFireability-12
lola: time limit : 274 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for MAPK-PT-01280-CTLFireability-12
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 MAPK-PT-01280-CTLFireability-11
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for MAPK-PT-01280-CTLFireability-11
lola: result : false
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 MAPK-PT-01280-CTLFireability-10
lola: time limit : 324 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/324 7/32 MAPK-PT-01280-CTLFireability-10 1588486 m, 317697 m/sec, 8806500 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/324 16/32 MAPK-PT-01280-CTLFireability-10 3822121 m, 446727 m/sec, 16832967 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/324 25/32 MAPK-PT-01280-CTLFireability-10 6032911 m, 442158 m/sec, 24286917 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 28 (type EXCL) for MAPK-PT-01280-CTLFireability-10
lola: result : true
lola: markings : 6856811
lola: fired transitions : 27070454
lola: time used : 18.000000
lola: memory pages used : 28
lola: LAUNCH task # 25 (type EXCL) for 24 MAPK-PT-01280-CTLFireability-09
lola: time limit : 355 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 2/355 8/32 MAPK-PT-01280-CTLFireability-09 1763160 m, 352632 m/sec, 3044602 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 7/355 25/32 MAPK-PT-01280-CTLFireability-09 6059325 m, 859233 m/sec, 10395657 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 25 (type EXCL) for MAPK-PT-01280-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 22 (type EXCL) for 21 MAPK-PT-01280-CTLFireability-08
lola: time limit : 393 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for MAPK-PT-01280-CTLFireability-08
lola: result : false
lola: markings : 2563
lola: fired transitions : 2565
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 MAPK-PT-01280-CTLFireability-07
lola: time limit : 442 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/442 9/32 MAPK-PT-01280-CTLFireability-07 2206532 m, 441306 m/sec, 7518957 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/442 18/32 MAPK-PT-01280-CTLFireability-07 4280909 m, 414875 m/sec, 14604914 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/442 26/32 MAPK-PT-01280-CTLFireability-07 6385087 m, 420835 m/sec, 21794219 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 19 (type EXCL) for MAPK-PT-01280-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 16 (type EXCL) for 15 MAPK-PT-01280-CTLFireability-05
lola: time limit : 502 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/502 16/32 MAPK-PT-01280-CTLFireability-05 3739060 m, 747812 m/sec, 7755559 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/502 32/32 MAPK-PT-01280-CTLFireability-05 7767998 m, 805787 m/sec, 14648985 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 16 (type EXCL) for MAPK-PT-01280-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 13 (type EXCL) for 12 MAPK-PT-01280-CTLFireability-04
lola: time limit : 584 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/584 18/32 MAPK-PT-01280-CTLFireability-04 4345852 m, 869170 m/sec, 7464099 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 13 (type EXCL) for MAPK-PT-01280-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0
MAPK-PT-01280-CTLFireability-15: SP ECTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 52 (type EXCL) for 46 MAPK-PT-01280-CTLFireability-15
lola: time limit : 699 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for MAPK-PT-01280-CTLFireability-15
lola: result : false
lola: markings : 84134
lola: fired transitions : 172525
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 0 MAPK-PT-01280-CTLFireability-00
lola: time limit : 873 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-15: SP ECTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 AGEF EXCL 5/873 9/32 MAPK-PT-01280-CTLFireability-00 2215468 m, 443093 m/sec, 9200736 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-15: SP ECTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 AGEF EXCL 10/873 21/32 MAPK-PT-01280-CTLFireability-00 5501808 m, 657268 m/sec, 16994954 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-15: SP ECTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 AGEF EXCL 15/873 30/32 MAPK-PT-01280-CTLFireability-00 8086383 m, 516915 m/sec, 25382626 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 50 (type EXCL) for MAPK-PT-01280-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-15: SP ECTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 49 (type EXCL) for 33 MAPK-PT-01280-CTLFireability-12
lola: time limit : 1158 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for MAPK-PT-01280-CTLFireability-12
lola: result : true
lola: markings : 320
lola: fired transitions : 319
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 MAPK-PT-01280-CTLFireability-02
lola: time limit : 1737 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-12: CONJ false state space /ER
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-15: SP ECTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/1737 17/32 MAPK-PT-01280-CTLFireability-02 4194181 m, 838836 m/sec, 7203674 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 7 (type EXCL) for MAPK-PT-01280-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-12: CONJ false state space /ER
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-15: SP ECTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 4 (type EXCL) for 3 MAPK-PT-01280-CTLFireability-01
lola: time limit : 3465 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-12: CONJ false state space /ER
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-15: SP ECTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/3465 18/32 MAPK-PT-01280-CTLFireability-01 4349754 m, 869950 m/sec, 7470435 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-12: CONJ false state space /ER
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-15: SP ECTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/3465 19/32 MAPK-PT-01280-CTLFireability-01 4692455 m, 68540 m/sec, 15240401 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-12: CONJ false state space /ER
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-15: SP ECTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/3465 21/32 MAPK-PT-01280-CTLFireability-01 5203090 m, 102127 m/sec, 23040748 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-12: CONJ false state space /ER
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-15: SP ECTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-01280-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/3465 28/32 MAPK-PT-01280-CTLFireability-01 6843005 m, 327983 m/sec, 30286096 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 4 (type EXCL) for MAPK-PT-01280-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-12: CONJ false state space /ER
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-15: SP ECTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-01280-CTLFireability-00: EFAG 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-01280-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: Portfolio finished: no open tasks 15
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-01280-CTLFireability-00: EFAG unknown AGGR
MAPK-PT-01280-CTLFireability-01: CTL unknown AGGR
MAPK-PT-01280-CTLFireability-02: CTL unknown AGGR
MAPK-PT-01280-CTLFireability-03: CTL unknown AGGR
MAPK-PT-01280-CTLFireability-04: CTL unknown AGGR
MAPK-PT-01280-CTLFireability-05: CTL unknown AGGR
MAPK-PT-01280-CTLFireability-07: CTL unknown AGGR
MAPK-PT-01280-CTLFireability-08: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-09: CTL unknown AGGR
MAPK-PT-01280-CTLFireability-10: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-11: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-12: CONJ false state space /ER
MAPK-PT-01280-CTLFireability-13: CTL false CTL model checker
MAPK-PT-01280-CTLFireability-14: CTL true CTL model checker
MAPK-PT-01280-CTLFireability-15: SP ECTL true LTL model checker
Time elapsed: 160 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MAPK-PT-01280"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is MAPK-PT-01280, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416300602"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MAPK-PT-01280.tgz
mv MAPK-PT-01280 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;