Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416200554.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is MAPK-PT-00020, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416200554
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 560K
-rw-r--r-- 1 mcc users 9.4K Feb 26 10:49 CTLCardinality.txt
-rw-r--r-- 1 mcc users 102K Feb 26 10:49 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K Feb 26 10:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 41K Feb 26 10:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:21 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:21 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:21 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:21 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 26 10:50 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 156K Feb 26 10:50 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Feb 26 10:49 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Feb 26 10:49 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:21 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:21 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 25K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME MAPK-PT-00020-CTLFireability-00
FORMULA_NAME MAPK-PT-00020-CTLFireability-01
FORMULA_NAME MAPK-PT-00020-CTLFireability-02
FORMULA_NAME MAPK-PT-00020-CTLFireability-03
FORMULA_NAME MAPK-PT-00020-CTLFireability-04
FORMULA_NAME MAPK-PT-00020-CTLFireability-05
FORMULA_NAME MAPK-PT-00020-CTLFireability-06
FORMULA_NAME MAPK-PT-00020-CTLFireability-07
FORMULA_NAME MAPK-PT-00020-CTLFireability-08
FORMULA_NAME MAPK-PT-00020-CTLFireability-09
FORMULA_NAME MAPK-PT-00020-CTLFireability-10
FORMULA_NAME MAPK-PT-00020-CTLFireability-11
FORMULA_NAME MAPK-PT-00020-CTLFireability-12
FORMULA_NAME MAPK-PT-00020-CTLFireability-13
FORMULA_NAME MAPK-PT-00020-CTLFireability-14
FORMULA_NAME MAPK-PT-00020-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679463313843

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=MAPK-PT-00020
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 05:35:15] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 05:35:15] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 05:35:15] [INFO ] Load time of PNML (sax parser for PT used): 24 ms
[2023-03-22 05:35:15] [INFO ] Transformed 22 places.
[2023-03-22 05:35:15] [INFO ] Transformed 30 transitions.
[2023-03-22 05:35:15] [INFO ] Parsed PT model containing 22 places and 30 transitions and 90 arcs in 78 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Initial state reduction rules removed 1 formulas.
FORMULA MAPK-PT-00020-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 22 out of 22 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 8 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
// Phase 1: matrix 30 rows 22 cols
[2023-03-22 05:35:15] [INFO ] Computed 7 place invariants in 6 ms
[2023-03-22 05:35:15] [INFO ] Implicit Places using invariants in 134 ms returned []
[2023-03-22 05:35:15] [INFO ] Invariant cache hit.
[2023-03-22 05:35:15] [INFO ] Implicit Places using invariants and state equation in 44 ms returned []
Implicit Place search using SMT with State Equation took 200 ms to find 0 implicit places.
[2023-03-22 05:35:15] [INFO ] Invariant cache hit.
[2023-03-22 05:35:15] [INFO ] Dead Transitions using invariants and state equation in 38 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 248 ms. Remains : 22/22 places, 30/30 transitions.
Support contains 22 out of 22 places after structural reductions.
[2023-03-22 05:35:15] [INFO ] Flatten gal took : 15 ms
[2023-03-22 05:35:15] [INFO ] Flatten gal took : 6 ms
[2023-03-22 05:35:15] [INFO ] Input system was already deterministic with 30 transitions.
Finished random walk after 3148 steps, including 0 resets, run visited all 37 properties in 100 ms. (steps per millisecond=31 )
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 3 ms
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 4 ms
[2023-03-22 05:35:16] [INFO ] Input system was already deterministic with 30 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 22 transition count 29
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 20 transition count 29
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 20 transition count 28
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 5 place count 20 transition count 27
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 7 place count 18 transition count 27
Partial Post-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 2 with 2 rules applied. Total rules applied 9 place count 18 transition count 27
Applied a total of 9 rules in 10 ms. Remains 18 /22 variables (removed 4) and now considering 27/30 (removed 3) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 18/22 places, 27/30 transitions.
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:35:16] [INFO ] Input system was already deterministic with 27 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:35:16] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 22 transition count 30
Applied a total of 1 rules in 2 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:35:16] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:35:16] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:35:16] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:35:16] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 22 transition count 29
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 20 transition count 29
Applied a total of 3 rules in 2 ms. Remains 20 /22 variables (removed 2) and now considering 29/30 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 20/22 places, 29/30 transitions.
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:35:16] [INFO ] Input system was already deterministic with 29 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 22 transition count 29
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 20 transition count 29
Partial Post-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 0 with 2 rules applied. Total rules applied 5 place count 20 transition count 29
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 6 place count 19 transition count 28
Iterating global reduction 0 with 1 rules applied. Total rules applied 7 place count 19 transition count 28
Applied a total of 7 rules in 4 ms. Remains 19 /22 variables (removed 3) and now considering 28/30 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 19/22 places, 28/30 transitions.
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:35:16] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:35:16] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:35:16] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 22 transition count 29
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 20 transition count 29
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 20 transition count 28
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 5 place count 20 transition count 27
Reduce places removed 2 places and 0 transitions.
Graph (trivial) has 3 edges and 18 vertex of which 2 / 18 are part of one of the 1 SCC in 2 ms
Free SCC test removed 1 places
Iterating post reduction 1 with 3 rules applied. Total rules applied 8 place count 17 transition count 27
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 10 place count 17 transition count 25
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 11 place count 17 transition count 25
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 12 place count 17 transition count 24
Applied a total of 12 rules in 7 ms. Remains 17 /22 variables (removed 5) and now considering 24/30 (removed 6) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 17/22 places, 24/30 transitions.
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:35:16] [INFO ] Input system was already deterministic with 24 transitions.
Finished random walk after 124 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=62 )
FORMULA MAPK-PT-00020-CTLFireability-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:35:16] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 22 transition count 29
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 20 transition count 29
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 20 transition count 28
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 5 place count 20 transition count 27
Reduce places removed 2 places and 0 transitions.
Graph (trivial) has 3 edges and 18 vertex of which 2 / 18 are part of one of the 1 SCC in 0 ms
Free SCC test removed 1 places
Iterating post reduction 1 with 3 rules applied. Total rules applied 8 place count 17 transition count 27
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 10 place count 17 transition count 25
Applied a total of 10 rules in 2 ms. Remains 17 /22 variables (removed 5) and now considering 25/30 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 17/22 places, 25/30 transitions.
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:35:16] [INFO ] Input system was already deterministic with 25 transitions.
Finished random walk after 89 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=89 )
FORMULA MAPK-PT-00020-CTLFireability-13 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:35:16] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:35:16] [INFO ] Input system was already deterministic with 30 transitions.
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:35:16] [INFO ] Flatten gal took : 3 ms
[2023-03-22 05:35:16] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-22 05:35:16] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 22 places, 30 transitions and 90 arcs took 0 ms.
Total runtime 1060 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT MAPK-PT-00020
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA MAPK-PT-00020-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-00020-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-00020-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-00020-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-00020-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-00020-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679463507643

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 7 (type EXCL) for 6 MAPK-PT-00020-CTLFireability-02
lola: time limit : 138 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-08: CONJ 0 4 0 0 4 0 0 0
MAPK-PT-00020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/211 7/32 MAPK-PT-00020-CTLFireability-02 1669154 m, 333830 m/sec, 5746910 t fired, .

Time elapsed: 5 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-08: CONJ 0 4 0 0 4 0 0 0
MAPK-PT-00020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/211 13/32 MAPK-PT-00020-CTLFireability-02 3132649 m, 292699 m/sec, 10997807 t fired, .

Time elapsed: 10 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-08: CONJ 0 4 0 0 4 0 0 0
MAPK-PT-00020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/211 20/32 MAPK-PT-00020-CTLFireability-02 4823755 m, 338221 m/sec, 16198849 t fired, .

Time elapsed: 15 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-08: CONJ 0 4 0 0 4 0 0 0
MAPK-PT-00020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/211 32/32 MAPK-PT-00020-CTLFireability-02 7716767 m, 578602 m/sec, 22169041 t fired, .

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 7 (type EXCL) for MAPK-PT-00020-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-08: CONJ 0 4 0 0 4 0 0 0
MAPK-PT-00020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 53 (type EXCL) for 48 MAPK-PT-00020-CTLFireability-15
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for MAPK-PT-00020-CTLFireability-15
lola: result : true
lola: markings : 393027
lola: fired transitions : 1509908
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 46 (type EXCL) for 45 MAPK-PT-00020-CTLFireability-14
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for MAPK-PT-00020-CTLFireability-14
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 MAPK-PT-00020-CTLFireability-12
lola: time limit : 274 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for MAPK-PT-00020-CTLFireability-12
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 MAPK-PT-00020-CTLFireability-09
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for MAPK-PT-00020-CTLFireability-09
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 24 MAPK-PT-00020-CTLFireability-08
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for MAPK-PT-00020-CTLFireability-08
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 MAPK-PT-00020-CTLFireability-05
lola: time limit : 510 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 4/510 5/32 MAPK-PT-00020-CTLFireability-05 1033604 m, 206720 m/sec, 8414883 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 9/510 9/32 MAPK-PT-00020-CTLFireability-05 2137185 m, 220716 m/sec, 17585037 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 14/510 13/32 MAPK-PT-00020-CTLFireability-05 3191777 m, 210918 m/sec, 26341766 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 19/510 18/32 MAPK-PT-00020-CTLFireability-05 4231850 m, 208014 m/sec, 35058211 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 24/510 22/32 MAPK-PT-00020-CTLFireability-05 5255884 m, 204806 m/sec, 43648820 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 29/510 26/32 MAPK-PT-00020-CTLFireability-05 6256714 m, 200166 m/sec, 52020182 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 34/510 30/32 MAPK-PT-00020-CTLFireability-05 7239730 m, 196603 m/sec, 60341477 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 16 (type EXCL) for MAPK-PT-00020-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 13 (type EXCL) for 12 MAPK-PT-00020-CTLFireability-04
lola: time limit : 589 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/589 11/32 MAPK-PT-00020-CTLFireability-04 2518127 m, 503625 m/sec, 9946897 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/589 19/32 MAPK-PT-00020-CTLFireability-04 4607778 m, 417930 m/sec, 18462161 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/589 28/32 MAPK-PT-00020-CTLFireability-04 6678812 m, 414206 m/sec, 26984814 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 13 (type EXCL) for MAPK-PT-00020-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 10 (type EXCL) for 9 MAPK-PT-00020-CTLFireability-03
lola: time limit : 703 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/703 8/32 MAPK-PT-00020-CTLFireability-03 1936402 m, 387280 m/sec, 9731133 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/703 15/32 MAPK-PT-00020-CTLFireability-03 3627413 m, 338202 m/sec, 18267356 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/703 22/32 MAPK-PT-00020-CTLFireability-03 5260601 m, 326637 m/sec, 26597176 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/703 28/32 MAPK-PT-00020-CTLFireability-03 6835431 m, 314966 m/sec, 34694677 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 10 (type EXCL) for MAPK-PT-00020-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 4 (type EXCL) for 3 MAPK-PT-00020-CTLFireability-01
lola: time limit : 872 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for MAPK-PT-00020-CTLFireability-01
lola: result : false
lola: markings : 1478076
lola: fired transitions : 6296647
lola: time used : 4.000000
lola: memory pages used : 6
lola: LAUNCH task # 1 (type EXCL) for 0 MAPK-PT-00020-CTLFireability-00
lola: time limit : 1162 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 1/1162 2/32 MAPK-PT-00020-CTLFireability-00 461074 m, 92214 m/sec, 1720097 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 6/1162 12/32 MAPK-PT-00020-CTLFireability-00 2834200 m, 474625 m/sec, 11091030 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 11/1162 21/32 MAPK-PT-00020-CTLFireability-00 4979415 m, 429043 m/sec, 19759346 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 16/1162 29/32 MAPK-PT-00020-CTLFireability-00 7036035 m, 411324 m/sec, 28138644 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 1 (type EXCL) for MAPK-PT-00020-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 22 (type EXCL) for 21 MAPK-PT-00020-CTLFireability-07
lola: time limit : 1732 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/1732 9/32 MAPK-PT-00020-CTLFireability-07 1985053 m, 397010 m/sec, 9692825 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/1732 16/32 MAPK-PT-00020-CTLFireability-07 3704494 m, 343888 m/sec, 18266087 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/1732 22/32 MAPK-PT-00020-CTLFireability-07 5369366 m, 332974 m/sec, 26661262 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/1732 29/32 MAPK-PT-00020-CTLFireability-07 6954162 m, 316959 m/sec, 34670825 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 22 (type EXCL) for MAPK-PT-00020-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 19 (type EXCL) for 18 MAPK-PT-00020-CTLFireability-06
lola: time limit : 3440 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/3440 7/32 MAPK-PT-00020-CTLFireability-06 1620305 m, 324061 m/sec, 9349404 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/3440 13/32 MAPK-PT-00020-CTLFireability-06 3016002 m, 279139 m/sec, 17758774 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/3440 18/32 MAPK-PT-00020-CTLFireability-06 4328825 m, 262564 m/sec, 25770339 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/3440 23/32 MAPK-PT-00020-CTLFireability-06 5579969 m, 250228 m/sec, 33530942 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00020-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/3440 28/32 MAPK-PT-00020-CTLFireability-06 6846620 m, 253330 m/sec, 41400661 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 19 (type EXCL) for MAPK-PT-00020-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00020-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: Portfolio finished: no open tasks 13

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00020-CTLFireability-00: CTL unknown AGGR
MAPK-PT-00020-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-02: CTL unknown AGGR
MAPK-PT-00020-CTLFireability-03: CTL unknown AGGR
MAPK-PT-00020-CTLFireability-04: CTL unknown AGGR
MAPK-PT-00020-CTLFireability-05: CTL unknown AGGR
MAPK-PT-00020-CTLFireability-06: CTL unknown AGGR
MAPK-PT-00020-CTLFireability-07: CTL unknown AGGR
MAPK-PT-00020-CTLFireability-08: CONJ false CTL model checker
MAPK-PT-00020-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00020-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00020-CTLFireability-15: DISJ true CTL model checker


Time elapsed: 190 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MAPK-PT-00020"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is MAPK-PT-00020, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416200554"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/MAPK-PT-00020.tgz
mv MAPK-PT-00020 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;