Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416200546.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is MAPK-PT-00008, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416200546
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 476K
-rw-r--r-- 1 mcc users 8.0K Feb 26 10:47 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K Feb 26 10:47 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K Feb 26 10:46 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K Feb 26 10:46 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:21 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:21 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:21 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:21 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 10:48 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 100K Feb 26 10:48 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.4K Feb 26 10:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 86K Feb 26 10:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:21 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:21 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 25K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME MAPK-PT-00008-CTLFireability-00
FORMULA_NAME MAPK-PT-00008-CTLFireability-01
FORMULA_NAME MAPK-PT-00008-CTLFireability-02
FORMULA_NAME MAPK-PT-00008-CTLFireability-03
FORMULA_NAME MAPK-PT-00008-CTLFireability-04
FORMULA_NAME MAPK-PT-00008-CTLFireability-05
FORMULA_NAME MAPK-PT-00008-CTLFireability-06
FORMULA_NAME MAPK-PT-00008-CTLFireability-07
FORMULA_NAME MAPK-PT-00008-CTLFireability-08
FORMULA_NAME MAPK-PT-00008-CTLFireability-09
FORMULA_NAME MAPK-PT-00008-CTLFireability-10
FORMULA_NAME MAPK-PT-00008-CTLFireability-11
FORMULA_NAME MAPK-PT-00008-CTLFireability-12
FORMULA_NAME MAPK-PT-00008-CTLFireability-13
FORMULA_NAME MAPK-PT-00008-CTLFireability-14
FORMULA_NAME MAPK-PT-00008-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679462821899

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=MAPK-PT-00008
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 05:27:03] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 05:27:03] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 05:27:03] [INFO ] Load time of PNML (sax parser for PT used): 24 ms
[2023-03-22 05:27:03] [INFO ] Transformed 22 places.
[2023-03-22 05:27:03] [INFO ] Transformed 30 transitions.
[2023-03-22 05:27:03] [INFO ] Parsed PT model containing 22 places and 30 transitions and 90 arcs in 84 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Initial state reduction rules removed 4 formulas.
FORMULA MAPK-PT-00008-CTLFireability-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA MAPK-PT-00008-CTLFireability-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA MAPK-PT-00008-CTLFireability-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA MAPK-PT-00008-CTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 22 out of 22 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 9 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
// Phase 1: matrix 30 rows 22 cols
[2023-03-22 05:27:03] [INFO ] Computed 7 place invariants in 7 ms
[2023-03-22 05:27:03] [INFO ] Implicit Places using invariants in 139 ms returned []
[2023-03-22 05:27:03] [INFO ] Invariant cache hit.
[2023-03-22 05:27:03] [INFO ] Implicit Places using invariants and state equation in 48 ms returned []
Implicit Place search using SMT with State Equation took 212 ms to find 0 implicit places.
[2023-03-22 05:27:03] [INFO ] Invariant cache hit.
[2023-03-22 05:27:03] [INFO ] Dead Transitions using invariants and state equation in 43 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 266 ms. Remains : 22/22 places, 30/30 transitions.
Support contains 22 out of 22 places after structural reductions.
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 17 ms
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 5 ms
[2023-03-22 05:27:04] [INFO ] Input system was already deterministic with 30 transitions.
Finished random walk after 5236 steps, including 1 resets, run visited all 29 properties in 144 ms. (steps per millisecond=36 )
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 4 ms
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 4 ms
[2023-03-22 05:27:04] [INFO ] Input system was already deterministic with 30 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 3 ms
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:27:04] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:27:04] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:27:04] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:27:04] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:27:04] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 22 transition count 29
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 20 transition count 29
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 20 transition count 28
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 5 place count 20 transition count 27
Reduce places removed 2 places and 0 transitions.
Graph (trivial) has 3 edges and 18 vertex of which 2 / 18 are part of one of the 1 SCC in 5 ms
Free SCC test removed 1 places
Iterating post reduction 1 with 3 rules applied. Total rules applied 8 place count 17 transition count 27
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 10 place count 17 transition count 25
Applied a total of 10 rules in 21 ms. Remains 17 /22 variables (removed 5) and now considering 25/30 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 21 ms. Remains : 17/22 places, 25/30 transitions.
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:27:04] [INFO ] Input system was already deterministic with 25 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:27:04] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:27:04] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:27:04] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:27:04] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:27:04] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 30/30 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 30/30 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 30/30 transitions.
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 1 ms
[2023-03-22 05:27:04] [INFO ] Input system was already deterministic with 30 transitions.
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:27:04] [INFO ] Flatten gal took : 2 ms
[2023-03-22 05:27:04] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLFireability.sr.xml took 1 ms.
[2023-03-22 05:27:04] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 22 places, 30 transitions and 90 arcs took 0 ms.
Total runtime 1204 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT MAPK-PT-00008
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA MAPK-PT-00008-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-00008-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-00008-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-00008-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-00008-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-00008-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-00008-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-00008-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-00008-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-00008-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-00008-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-00008-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679463195177

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 10 (type EXCL) for 9 MAPK-PT-00008-CTLFireability-03
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/257 7/32 MAPK-PT-00008-CTLFireability-03 1711814 m, 342362 m/sec, 7419037 t fired, .

Time elapsed: 5 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/257 13/32 MAPK-PT-00008-CTLFireability-03 3083806 m, 274398 m/sec, 14030867 t fired, .

Time elapsed: 10 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/257 18/32 MAPK-PT-00008-CTLFireability-03 4261042 m, 235447 m/sec, 20212524 t fired, .

Time elapsed: 15 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/257 18/32 MAPK-PT-00008-CTLFireability-03 4374527 m, 22697 m/sec, 25580423 t fired, .

Time elapsed: 20 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/257 19/32 MAPK-PT-00008-CTLFireability-03 4451991 m, 15492 m/sec, 30979192 t fired, .

Time elapsed: 25 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/257 19/32 MAPK-PT-00008-CTLFireability-03 4521985 m, 13998 m/sec, 36684643 t fired, .

Time elapsed: 30 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/257 20/32 MAPK-PT-00008-CTLFireability-03 4810857 m, 57774 m/sec, 42768684 t fired, .

Time elapsed: 35 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/257 22/32 MAPK-PT-00008-CTLFireability-03 5308894 m, 99607 m/sec, 48014480 t fired, .

Time elapsed: 40 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/257 23/32 MAPK-PT-00008-CTLFireability-03 5676434 m, 73508 m/sec, 52802359 t fired, .

Time elapsed: 45 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/257 25/32 MAPK-PT-00008-CTLFireability-03 6062314 m, 77176 m/sec, 57513445 t fired, .

Time elapsed: 50 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
lola: FINISHED task # 10 (type EXCL) for MAPK-PT-00008-CTLFireability-03
lola: result : false
lola: markings : 6110643
lola: fired transitions : 60716449
lola: time used : 54.000000
lola: memory pages used : 25
lola: LAUNCH task # 42 (type EXCL) for 41 MAPK-PT-00008-CTLFireability-14
lola: time limit : 272 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for MAPK-PT-00008-CTLFireability-14
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 MAPK-PT-00008-CTLFireability-11
lola: time limit : 295 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 1/295 2/32 MAPK-PT-00008-CTLFireability-11 443390 m, 88678 m/sec, 1632515 t fired, .

Time elapsed: 55 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 6/295 8/32 MAPK-PT-00008-CTLFireability-11 1881280 m, 287578 m/sec, 7985947 t fired, .

Time elapsed: 60 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 11/295 13/32 MAPK-PT-00008-CTLFireability-11 3088585 m, 241461 m/sec, 13884153 t fired, .

Time elapsed: 65 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 16/295 17/32 MAPK-PT-00008-CTLFireability-11 4169500 m, 216183 m/sec, 19429099 t fired, .

Time elapsed: 70 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 21/295 21/32 MAPK-PT-00008-CTLFireability-11 5151300 m, 196360 m/sec, 24732885 t fired, .

Time elapsed: 75 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 26/295 25/32 MAPK-PT-00008-CTLFireability-11 5977753 m, 165290 m/sec, 29704717 t fired, .

Time elapsed: 80 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 31/295 25/32 MAPK-PT-00008-CTLFireability-11 6104045 m, 25258 m/sec, 35019597 t fired, .

Time elapsed: 85 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 36/295 25/32 MAPK-PT-00008-CTLFireability-11 6107000 m, 591 m/sec, 40522870 t fired, .

Time elapsed: 90 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 41/295 25/32 MAPK-PT-00008-CTLFireability-11 6108536 m, 307 m/sec, 46168462 t fired, .

Time elapsed: 95 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 46/295 25/32 MAPK-PT-00008-CTLFireability-11 6109545 m, 201 m/sec, 51991818 t fired, .

Time elapsed: 100 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 51/295 25/32 MAPK-PT-00008-CTLFireability-11 6110073 m, 105 m/sec, 57889949 t fired, .

Time elapsed: 105 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 56/295 25/32 MAPK-PT-00008-CTLFireability-11 6110412 m, 67 m/sec, 63932407 t fired, .

Time elapsed: 110 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 61/295 25/32 MAPK-PT-00008-CTLFireability-11 6110571 m, 31 m/sec, 70212667 t fired, .

Time elapsed: 115 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 66/295 25/32 MAPK-PT-00008-CTLFireability-11 6110639 m, 13 m/sec, 76858010 t fired, .

Time elapsed: 120 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
lola: FINISHED task # 39 (type EXCL) for MAPK-PT-00008-CTLFireability-11
lola: result : false
lola: markings : 6110643
lola: fired transitions : 79476898
lola: time used : 68.000000
lola: memory pages used : 25
lola: LAUNCH task # 36 (type EXCL) for 35 MAPK-PT-00008-CTLFireability-10
lola: time limit : 316 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for MAPK-PT-00008-CTLFireability-10
lola: result : false
lola: markings : 20
lola: fired transitions : 48
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 MAPK-PT-00008-CTLFireability-08
lola: time limit : 347 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 3/347 5/32 MAPK-PT-00008-CTLFireability-08 1081247 m, 216249 m/sec, 5599710 t fired, .

Time elapsed: 125 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 8/347 10/32 MAPK-PT-00008-CTLFireability-08 2422321 m, 268214 m/sec, 13348131 t fired, .

Time elapsed: 130 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 13/347 15/32 MAPK-PT-00008-CTLFireability-08 3597856 m, 235107 m/sec, 20509265 t fired, .

Time elapsed: 135 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 18/347 19/32 MAPK-PT-00008-CTLFireability-08 4680457 m, 216520 m/sec, 27343694 t fired, .

Time elapsed: 140 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 23/347 23/32 MAPK-PT-00008-CTLFireability-08 5680007 m, 199910 m/sec, 33955139 t fired, .

Time elapsed: 145 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 28/347 25/32 MAPK-PT-00008-CTLFireability-08 6102868 m, 84572 m/sec, 40377478 t fired, .

Time elapsed: 150 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 33/347 25/32 MAPK-PT-00008-CTLFireability-08 6106798 m, 786 m/sec, 46447142 t fired, .

Time elapsed: 155 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 38/347 25/32 MAPK-PT-00008-CTLFireability-08 6108519 m, 344 m/sec, 52589475 t fired, .

Time elapsed: 160 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 43/347 25/32 MAPK-PT-00008-CTLFireability-08 6109566 m, 209 m/sec, 58712979 t fired, .

Time elapsed: 165 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 48/347 25/32 MAPK-PT-00008-CTLFireability-08 6110130 m, 112 m/sec, 64941448 t fired, .

Time elapsed: 170 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 53/347 25/32 MAPK-PT-00008-CTLFireability-08 6110439 m, 61 m/sec, 71296030 t fired, .

Time elapsed: 175 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 58/347 25/32 MAPK-PT-00008-CTLFireability-08 6110592 m, 30 m/sec, 77902548 t fired, .

Time elapsed: 180 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-00008-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 63/347 25/32 MAPK-PT-00008-CTLFireability-08 6110643 m, 10 m/sec, 85130091 t fired, .

Time elapsed: 185 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
lola: FINISHED task # 33 (type EXCL) for MAPK-PT-00008-CTLFireability-08
lola: result : false
lola: markings : 6110643
lola: fired transitions : 85954943
lola: time used : 64.000000
lola: memory pages used : 25
lola: LAUNCH task # 28 (type EXCL) for 21 MAPK-PT-00008-CTLFireability-07
lola: time limit : 379 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for MAPK-PT-00008-CTLFireability-07
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 21 MAPK-PT-00008-CTLFireability-07
lola: time limit : 426 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for MAPK-PT-00008-CTLFireability-07
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 MAPK-PT-00008-CTLFireability-06
lola: time limit : 487 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for MAPK-PT-00008-CTLFireability-06
lola: result : false
lola: markings : 2815
lola: fired transitions : 15447
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 MAPK-PT-00008-CTLFireability-04
lola: time limit : 569 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 4/569 5/32 MAPK-PT-00008-CTLFireability-04 1159040 m, 231808 m/sec, 7099289 t fired, .

Time elapsed: 190 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 9/569 10/32 MAPK-PT-00008-CTLFireability-04 2305467 m, 229285 m/sec, 14567492 t fired, .

Time elapsed: 195 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 14/569 14/32 MAPK-PT-00008-CTLFireability-04 3357247 m, 210356 m/sec, 21611415 t fired, .

Time elapsed: 200 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 19/569 18/32 MAPK-PT-00008-CTLFireability-04 4278414 m, 184233 m/sec, 28305744 t fired, .

Time elapsed: 205 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 24/569 18/32 MAPK-PT-00008-CTLFireability-04 4385967 m, 21510 m/sec, 34178325 t fired, .

Time elapsed: 210 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 29/569 19/32 MAPK-PT-00008-CTLFireability-04 4468146 m, 16435 m/sec, 40179221 t fired, .

Time elapsed: 215 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 34/569 19/32 MAPK-PT-00008-CTLFireability-04 4542241 m, 14819 m/sec, 46574297 t fired, .

Time elapsed: 220 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
lola: FINISHED task # 13 (type EXCL) for MAPK-PT-00008-CTLFireability-04
lola: result : false
lola: markings : 4558463
lola: fired transitions : 48169367
lola: time used : 35.000000
lola: memory pages used : 19
lola: LAUNCH task # 7 (type EXCL) for 6 MAPK-PT-00008-CTLFireability-02
lola: time limit : 675 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for MAPK-PT-00008-CTLFireability-02
lola: result : false
lola: markings : 19666
lola: fired transitions : 124627
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 MAPK-PT-00008-CTLFireability-01
lola: time limit : 844 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 3/844 5/32 MAPK-PT-00008-CTLFireability-01 1206692 m, 241338 m/sec, 6806503 t fired, .

Time elapsed: 225 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 8/844 11/32 MAPK-PT-00008-CTLFireability-01 2505708 m, 259803 m/sec, 14941645 t fired, .

Time elapsed: 230 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 13/844 15/32 MAPK-PT-00008-CTLFireability-01 3693499 m, 237558 m/sec, 22725275 t fired, .

Time elapsed: 235 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 18/844 20/32 MAPK-PT-00008-CTLFireability-01 4754816 m, 212263 m/sec, 29924229 t fired, .

Time elapsed: 240 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 23/844 24/32 MAPK-PT-00008-CTLFireability-01 5729073 m, 194851 m/sec, 36834284 t fired, .

Time elapsed: 245 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 28/844 25/32 MAPK-PT-00008-CTLFireability-01 6103115 m, 74808 m/sec, 43294218 t fired, .

Time elapsed: 250 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 33/844 25/32 MAPK-PT-00008-CTLFireability-01 6106854 m, 747 m/sec, 49333503 t fired, .

Time elapsed: 255 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 38/844 25/32 MAPK-PT-00008-CTLFireability-01 6108587 m, 346 m/sec, 55507222 t fired, .

Time elapsed: 260 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 43/844 25/32 MAPK-PT-00008-CTLFireability-01 6109595 m, 201 m/sec, 61683061 t fired, .

Time elapsed: 265 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 48/844 25/32 MAPK-PT-00008-CTLFireability-01 6110152 m, 111 m/sec, 68006946 t fired, .

Time elapsed: 270 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 53/844 25/32 MAPK-PT-00008-CTLFireability-01 6110454 m, 60 m/sec, 74393472 t fired, .

Time elapsed: 275 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 58/844 25/32 MAPK-PT-00008-CTLFireability-01 6110604 m, 30 m/sec, 81099528 t fired, .

Time elapsed: 280 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 63/844 25/32 MAPK-PT-00008-CTLFireability-01 6110643 m, 7 m/sec, 88430058 t fired, .

Time elapsed: 285 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
lola: FINISHED task # 4 (type EXCL) for MAPK-PT-00008-CTLFireability-01
lola: result : false
lola: markings : 6110643
lola: fired transitions : 88641886
lola: time used : 63.000000
lola: memory pages used : 25
lola: LAUNCH task # 1 (type EXCL) for 0 MAPK-PT-00008-CTLFireability-00
lola: time limit : 1105 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for MAPK-PT-00008-CTLFireability-00
lola: result : false
lola: markings : 55794
lola: fired transitions : 419684
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 15 MAPK-PT-00008-CTLFireability-05
lola: time limit : 1657 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-00: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-05: EFAG 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 AGEF EXCL 4/1657 7/32 MAPK-PT-00008-CTLFireability-05 1694596 m, 338919 m/sec, 7182735 t fired, .

Time elapsed: 290 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-00: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-05: EFAG 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 AGEF EXCL 9/1657 12/32 MAPK-PT-00008-CTLFireability-05 3058170 m, 272714 m/sec, 13810048 t fired, .

Time elapsed: 295 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-00: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-05: EFAG 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 AGEF EXCL 14/1657 16/32 MAPK-PT-00008-CTLFireability-05 4192900 m, 226946 m/sec, 19833859 t fired, .

Time elapsed: 300 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-00: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-05: EFAG 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 AGEF EXCL 19/1657 16/32 MAPK-PT-00008-CTLFireability-05 4371446 m, 35709 m/sec, 25541495 t fired, .

Time elapsed: 305 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-00: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-05: EFAG 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 AGEF EXCL 24/1657 17/32 MAPK-PT-00008-CTLFireability-05 4530449 m, 31800 m/sec, 31166005 t fired, .

Time elapsed: 310 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-00: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-05: EFAG 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 AGEF EXCL 29/1657 18/32 MAPK-PT-00008-CTLFireability-05 4736013 m, 41112 m/sec, 37200539 t fired, .

Time elapsed: 315 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-00: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-05: EFAG 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 AGEF EXCL 34/1657 19/32 MAPK-PT-00008-CTLFireability-05 4983509 m, 49499 m/sec, 43370775 t fired, .

Time elapsed: 320 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-00: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-05: EFAG 0 0 1 0 1 0 0 0
MAPK-PT-00008-CTLFireability-07: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 AGEF EXCL 39/1657 20/32 MAPK-PT-00008-CTLFireability-05 5283731 m, 60044 m/sec, 49843575 t fired, .

Time elapsed: 325 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
lola: FINISHED task # 44 (type EXCL) for MAPK-PT-00008-CTLFireability-05
lola: result : true
lola: markings : 5675649
lola: fired transitions : 57248748
lola: time used : 44.000000
lola: memory pages used : 21
lola: LAUNCH task # 30 (type EXCL) for 21 MAPK-PT-00008-CTLFireability-07
lola: time limit : 3270 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-00: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-05: EFAG false tscc_search
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-07: CONJ 0 0 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 AGEF EXCL 0/3270 1/32 MAPK-PT-00008-CTLFireability-07 2565 m, 513 m/sec, 4129 t fired, .

Time elapsed: 330 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-00: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-05: EFAG false tscc_search
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-07: CONJ 0 0 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 AGEF EXCL 5/3270 10/32 MAPK-PT-00008-CTLFireability-07 2552506 m, 509988 m/sec, 6922653 t fired, .

Time elapsed: 335 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-00: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-05: EFAG false tscc_search
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-07: CONJ 0 0 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 AGEF EXCL 10/3270 17/32 MAPK-PT-00008-CTLFireability-07 4415468 m, 372592 m/sec, 13669045 t fired, .

Time elapsed: 340 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-00: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-05: EFAG false tscc_search
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-07: CONJ 0 0 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 AGEF EXCL 15/3270 20/32 MAPK-PT-00008-CTLFireability-07 5465066 m, 209919 m/sec, 20342528 t fired, .

Time elapsed: 345 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-00: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-05: EFAG false tscc_search
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-07: CONJ 0 0 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 AGEF EXCL 20/3270 21/32 MAPK-PT-00008-CTLFireability-07 5626268 m, 32240 m/sec, 26766052 t fired, .

Time elapsed: 350 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-00: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-05: EFAG false tscc_search
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-07: CONJ 0 0 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 AGEF EXCL 25/3270 21/32 MAPK-PT-00008-CTLFireability-07 5688600 m, 12466 m/sec, 32176216 t fired, .

Time elapsed: 355 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-00: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-05: EFAG false tscc_search
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-07: CONJ 0 0 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 AGEF EXCL 30/3270 21/32 MAPK-PT-00008-CTLFireability-07 5734387 m, 9157 m/sec, 37260271 t fired, .

Time elapsed: 360 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-00: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-05: EFAG false tscc_search
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00008-CTLFireability-07: CONJ 0 0 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 AGEF EXCL 35/3270 22/32 MAPK-PT-00008-CTLFireability-07 5774502 m, 8023 m/sec, 42361566 t fired, .

Time elapsed: 365 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
lola: FINISHED task # 30 (type EXCL) for MAPK-PT-00008-CTLFireability-07
lola: result : true
lola: markings : 5805996
lola: fired transitions : 47484081
lola: time used : 40.000000
lola: memory pages used : 22
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00008-CTLFireability-00: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-01: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-02: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-03: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-04: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-05: EFAG false tscc_search
MAPK-PT-00008-CTLFireability-06: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-07: CONJ true CONJ
MAPK-PT-00008-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00008-CTLFireability-14: CTL false CTL model checker


Time elapsed: 370 secs. Pages in use: 25

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MAPK-PT-00008"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is MAPK-PT-00008, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416200546"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/MAPK-PT-00008.tgz
mv MAPK-PT-00008 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;