Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416200522.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is LeafsetExtension-PT-S64C2, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416200522
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 14M
-rw-r--r-- 1 mcc users 15K Feb 25 16:57 CTLCardinality.txt
-rw-r--r-- 1 mcc users 98K Feb 25 16:57 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 16:56 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 25 16:56 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.8K Feb 25 16:21 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:21 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K Feb 25 16:21 LTLFireability.txt
-rw-r--r-- 1 mcc users 21K Feb 25 16:21 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.5K Feb 25 16:58 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 51K Feb 25 16:58 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 18K Feb 25 16:58 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 84K Feb 25 16:58 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:21 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.3K Feb 25 16:21 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 14M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME LeafsetExtension-PT-S64C2-CTLFireability-00
FORMULA_NAME LeafsetExtension-PT-S64C2-CTLFireability-01
FORMULA_NAME LeafsetExtension-PT-S64C2-CTLFireability-02
FORMULA_NAME LeafsetExtension-PT-S64C2-CTLFireability-03
FORMULA_NAME LeafsetExtension-PT-S64C2-CTLFireability-04
FORMULA_NAME LeafsetExtension-PT-S64C2-CTLFireability-05
FORMULA_NAME LeafsetExtension-PT-S64C2-CTLFireability-06
FORMULA_NAME LeafsetExtension-PT-S64C2-CTLFireability-07
FORMULA_NAME LeafsetExtension-PT-S64C2-CTLFireability-08
FORMULA_NAME LeafsetExtension-PT-S64C2-CTLFireability-09
FORMULA_NAME LeafsetExtension-PT-S64C2-CTLFireability-10
FORMULA_NAME LeafsetExtension-PT-S64C2-CTLFireability-11
FORMULA_NAME LeafsetExtension-PT-S64C2-CTLFireability-12
FORMULA_NAME LeafsetExtension-PT-S64C2-CTLFireability-13
FORMULA_NAME LeafsetExtension-PT-S64C2-CTLFireability-14
FORMULA_NAME LeafsetExtension-PT-S64C2-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679460673092

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LeafsetExtension-PT-S64C2
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 04:51:14] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 04:51:14] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 04:51:14] [INFO ] Load time of PNML (sax parser for PT used): 461 ms
[2023-03-22 04:51:15] [INFO ] Transformed 21462 places.
[2023-03-22 04:51:15] [INFO ] Transformed 21129 transitions.
[2023-03-22 04:51:15] [INFO ] Parsed PT model containing 21462 places and 21129 transitions and 67740 arcs in 604 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 15 ms.
Support contains 185 out of 21462 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 21462/21462 places, 21129/21129 transitions.
Reduce places removed 4229 places and 0 transitions.
Iterating post reduction 0 with 4229 rules applied. Total rules applied 4229 place count 17233 transition count 21129
Applied a total of 4229 rules in 267 ms. Remains 17233 /21462 variables (removed 4229) and now considering 21129/21129 (removed 0) transitions.
// Phase 1: matrix 21129 rows 17233 cols
[2023-03-22 04:51:17] [INFO ] Computed 198 place invariants in 1705 ms
[2023-03-22 04:51:18] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-22 04:51:19] [INFO ] Implicit Places using invariants in 3478 ms returned []
Implicit Place search using SMT only with invariants took 3506 ms to find 0 implicit places.
[2023-03-22 04:51:19] [INFO ] Invariant cache hit.
[2023-03-22 04:51:20] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-22 04:51:20] [INFO ] Dead Transitions using invariants and state equation in 1443 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 17233/21462 places, 21129/21129 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5224 ms. Remains : 17233/21462 places, 21129/21129 transitions.
Support contains 185 out of 17233 places after structural reductions.
[2023-03-22 04:51:21] [INFO ] Flatten gal took : 788 ms
[2023-03-22 04:51:22] [INFO ] Flatten gal took : 538 ms
[2023-03-22 04:51:23] [INFO ] Input system was already deterministic with 21129 transitions.
Incomplete random walk after 10000 steps, including 550 resets, run finished after 1066 ms. (steps per millisecond=9 ) properties (out of 93) seen :37
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 56) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 55) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 52) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 51) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 50) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 49) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 46) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 45) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 44) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 42) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 40) seen :1
Running SMT prover for 39 properties.
[2023-03-22 04:51:24] [INFO ] Invariant cache hit.
[2023-03-22 04:51:34] [INFO ] [Real]Absence check using 0 positive and 198 generalized place invariants in 339 ms returned sat
[2023-03-22 04:51:49] [INFO ] After 8162ms SMT Verify possible using state equation in real domain returned unsat :0 sat :25 real:13
[2023-03-22 04:51:49] [INFO ] After 8194ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :25 real:13
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-22 04:51:49] [INFO ] After 25059ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :25 real:13
[2023-03-22 04:51:58] [INFO ] [Nat]Absence check using 0 positive and 198 generalized place invariants in 327 ms returned sat
[2023-03-22 04:52:14] [INFO ] After 8895ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :38
[2023-03-22 04:52:14] [INFO ] After 8898ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :38
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-22 04:52:14] [INFO ] After 25022ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :38
Fused 39 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 81 out of 17233 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 17233/17233 places, 21129/21129 transitions.
Graph (complete) has 38156 edges and 17233 vertex of which 3109 are kept as prefixes of interest. Removing 14124 places using SCC suffix rule.32 ms
Discarding 14124 places :
Also discarding 10438 output transitions
Drop transitions removed 10438 transitions
Drop transitions removed 3589 transitions
Reduce isomorphic transitions removed 3589 transitions.
Drop transitions removed 976 transitions
Trivial Post-agglo rules discarded 976 transitions
Performed 976 trivial Post agglomeration. Transition count delta: 976
Iterating post reduction 0 with 4565 rules applied. Total rules applied 4566 place count 3109 transition count 6126
Reduce places removed 978 places and 0 transitions.
Drop transitions removed 19 transitions
Trivial Post-agglo rules discarded 19 transitions
Performed 19 trivial Post agglomeration. Transition count delta: 19
Iterating post reduction 1 with 997 rules applied. Total rules applied 5563 place count 2131 transition count 6107
Reduce places removed 19 places and 0 transitions.
Performed 63 Post agglomeration using F-continuation condition.Transition count delta: 63
Iterating post reduction 2 with 82 rules applied. Total rules applied 5645 place count 2112 transition count 6044
Reduce places removed 63 places and 0 transitions.
Iterating post reduction 3 with 63 rules applied. Total rules applied 5708 place count 2049 transition count 6044
Performed 33 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 33 Pre rules applied. Total rules applied 5708 place count 2049 transition count 6011
Deduced a syphon composed of 33 places in 3 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 4 with 66 rules applied. Total rules applied 5774 place count 2016 transition count 6011
Discarding 600 places :
Symmetric choice reduction at 4 with 600 rule applications. Total rules 6374 place count 1416 transition count 5411
Iterating global reduction 4 with 600 rules applied. Total rules applied 6974 place count 1416 transition count 5411
Free-agglomeration rule (complex) applied 15 times.
Iterating global reduction 4 with 15 rules applied. Total rules applied 6989 place count 1416 transition count 5396
Reduce places removed 15 places and 0 transitions.
Iterating post reduction 4 with 15 rules applied. Total rules applied 7004 place count 1401 transition count 5396
Partial Free-agglomeration rule applied 435 times.
Drop transitions removed 435 transitions
Iterating global reduction 5 with 435 rules applied. Total rules applied 7439 place count 1401 transition count 5396
Applied a total of 7439 rules in 1733 ms. Remains 1401 /17233 variables (removed 15832) and now considering 5396/21129 (removed 15733) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1735 ms. Remains : 1401/17233 places, 5396/21129 transitions.
Incomplete random walk after 10000 steps, including 1271 resets, run finished after 396 ms. (steps per millisecond=25 ) properties (out of 39) seen :28
Incomplete Best-First random walk after 10001 steps, including 46 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 46 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 43 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 41 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 46 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 41 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 42 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 44 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 41 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 41 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 44 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 11) seen :0
Running SMT prover for 11 properties.
[2023-03-22 04:52:17] [INFO ] Flow matrix only has 2371 transitions (discarded 3025 similar events)
// Phase 1: matrix 2371 rows 1401 cols
[2023-03-22 04:52:17] [INFO ] Computed 20 place invariants in 12 ms
[2023-03-22 04:52:17] [INFO ] [Real]Absence check using 0 positive and 20 generalized place invariants in 6 ms returned sat
[2023-03-22 04:52:19] [INFO ] After 984ms SMT Verify possible using state equation in real domain returned unsat :1 sat :5 real:5
[2023-03-22 04:52:19] [INFO ] After 1614ms SMT Verify possible using trap constraints in real domain returned unsat :1 sat :5 real:5
Attempting to minimize the solution found.
Minimization took 351 ms.
[2023-03-22 04:52:19] [INFO ] After 2577ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :5 real:5
[2023-03-22 04:52:20] [INFO ] [Nat]Absence check using 0 positive and 20 generalized place invariants in 5 ms returned sat
[2023-03-22 04:52:21] [INFO ] After 1286ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :10
[2023-03-22 04:52:22] [INFO ] After 2484ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :10
Attempting to minimize the solution found.
Minimization took 725 ms.
[2023-03-22 04:52:23] [INFO ] After 3720ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :10
Fused 11 Parikh solutions to 10 different solutions.
Parikh walk visited 0 properties in 32 ms.
Support contains 41 out of 1401 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1401/1401 places, 5396/5396 transitions.
Graph (complete) has 5718 edges and 1401 vertex of which 683 are kept as prefixes of interest. Removing 718 places using SCC suffix rule.1 ms
Discarding 718 places :
Also discarding 60 output transitions
Drop transitions removed 60 transitions
Drop transitions removed 637 transitions
Reduce isomorphic transitions removed 637 transitions.
Iterating post reduction 0 with 637 rules applied. Total rules applied 638 place count 683 transition count 4699
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 680 place count 641 transition count 4657
Iterating global reduction 1 with 42 rules applied. Total rules applied 722 place count 641 transition count 4657
Partial Free-agglomeration rule applied 27 times.
Drop transitions removed 27 transitions
Iterating global reduction 1 with 27 rules applied. Total rules applied 749 place count 641 transition count 4657
Applied a total of 749 rules in 126 ms. Remains 641 /1401 variables (removed 760) and now considering 4657/5396 (removed 739) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 127 ms. Remains : 641/1401 places, 4657/5396 transitions.
Incomplete random walk after 10000 steps, including 1173 resets, run finished after 243 ms. (steps per millisecond=41 ) properties (out of 10) seen :1
Incomplete Best-First random walk after 10001 steps, including 56 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 55 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 45 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 57 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 54 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 56 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 45 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 44 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 57 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 9) seen :0
Running SMT prover for 9 properties.
[2023-03-22 04:52:24] [INFO ] Flow matrix only has 954 transitions (discarded 3703 similar events)
// Phase 1: matrix 954 rows 641 cols
[2023-03-22 04:52:24] [INFO ] Computed 14 place invariants in 20 ms
[2023-03-22 04:52:24] [INFO ] [Real]Absence check using 0 positive and 14 generalized place invariants in 3 ms returned sat
[2023-03-22 04:52:25] [INFO ] After 374ms SMT Verify possible using state equation in real domain returned unsat :0 sat :5 real:4
[2023-03-22 04:52:25] [INFO ] After 663ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :5 real:4
Attempting to minimize the solution found.
Minimization took 165 ms.
[2023-03-22 04:52:25] [INFO ] After 1069ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :5 real:4
[2023-03-22 04:52:25] [INFO ] [Nat]Absence check using 0 positive and 14 generalized place invariants in 3 ms returned sat
[2023-03-22 04:52:26] [INFO ] After 505ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :9
[2023-03-22 04:52:26] [INFO ] After 1011ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :9
Attempting to minimize the solution found.
Minimization took 291 ms.
[2023-03-22 04:52:26] [INFO ] After 1525ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :9
Parikh walk visited 0 properties in 12 ms.
Support contains 37 out of 641 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 641/641 places, 4657/4657 transitions.
Graph (complete) has 2588 edges and 641 vertex of which 604 are kept as prefixes of interest. Removing 37 places using SCC suffix rule.1 ms
Discarding 37 places :
Also discarding 3 output transitions
Drop transitions removed 3 transitions
Drop transitions removed 33 transitions
Reduce isomorphic transitions removed 33 transitions.
Iterating post reduction 0 with 33 rules applied. Total rules applied 34 place count 604 transition count 4621
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 36 place count 602 transition count 4619
Iterating global reduction 1 with 2 rules applied. Total rules applied 38 place count 602 transition count 4619
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 1 with 2 rules applied. Total rules applied 40 place count 602 transition count 4619
Applied a total of 40 rules in 114 ms. Remains 602 /641 variables (removed 39) and now considering 4619/4657 (removed 38) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 115 ms. Remains : 602/641 places, 4619/4657 transitions.
Incomplete random walk after 10000 steps, including 1214 resets, run finished after 220 ms. (steps per millisecond=45 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 59 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 55 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 45 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 57 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 55 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 59 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 45 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 44 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 59 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 9) seen :1
Running SMT prover for 8 properties.
[2023-03-22 04:52:27] [INFO ] Flow matrix only has 882 transitions (discarded 3737 similar events)
// Phase 1: matrix 882 rows 602 cols
[2023-03-22 04:52:27] [INFO ] Computed 12 place invariants in 10 ms
[2023-03-22 04:52:27] [INFO ] [Real]Absence check using 0 positive and 12 generalized place invariants in 2 ms returned sat
[2023-03-22 04:52:28] [INFO ] After 352ms SMT Verify possible using state equation in real domain returned unsat :0 sat :5 real:3
[2023-03-22 04:52:28] [INFO ] After 620ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :5 real:3
Attempting to minimize the solution found.
Minimization took 172 ms.
[2023-03-22 04:52:28] [INFO ] After 994ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :5 real:3
[2023-03-22 04:52:28] [INFO ] [Nat]Absence check using 0 positive and 12 generalized place invariants in 3 ms returned sat
[2023-03-22 04:52:29] [INFO ] After 422ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :8
[2023-03-22 04:52:29] [INFO ] After 825ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :8
Attempting to minimize the solution found.
Minimization took 262 ms.
[2023-03-22 04:52:29] [INFO ] After 1281ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :8
Parikh walk visited 0 properties in 8 ms.
Support contains 33 out of 602 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 602/602 places, 4619/4619 transitions.
Graph (complete) has 2335 edges and 602 vertex of which 568 are kept as prefixes of interest. Removing 34 places using SCC suffix rule.1 ms
Discarding 34 places :
Also discarding 3 output transitions
Drop transitions removed 3 transitions
Drop transitions removed 30 transitions
Reduce isomorphic transitions removed 30 transitions.
Iterating post reduction 0 with 30 rules applied. Total rules applied 31 place count 568 transition count 4586
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 32 place count 567 transition count 4585
Iterating global reduction 1 with 1 rules applied. Total rules applied 33 place count 567 transition count 4585
Applied a total of 33 rules in 74 ms. Remains 567 /602 variables (removed 35) and now considering 4585/4619 (removed 34) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 74 ms. Remains : 567/602 places, 4585/4619 transitions.
Incomplete random walk after 10000 steps, including 1253 resets, run finished after 265 ms. (steps per millisecond=37 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 60 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 58 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 8) seen :1
Incomplete Best-First random walk after 10001 steps, including 45 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 59 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 56 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 61 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 45 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 45 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 7) seen :0
Running SMT prover for 7 properties.
[2023-03-22 04:52:30] [INFO ] Flow matrix only has 817 transitions (discarded 3768 similar events)
// Phase 1: matrix 817 rows 567 cols
[2023-03-22 04:52:30] [INFO ] Computed 11 place invariants in 5 ms
[2023-03-22 04:52:30] [INFO ] [Real]Absence check using 0 positive and 11 generalized place invariants in 3 ms returned sat
[2023-03-22 04:52:30] [INFO ] After 293ms SMT Verify possible using state equation in real domain returned unsat :0 sat :4 real:3
[2023-03-22 04:52:31] [INFO ] After 496ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :4 real:3
Attempting to minimize the solution found.
Minimization took 127 ms.
[2023-03-22 04:52:31] [INFO ] After 810ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :4 real:3
[2023-03-22 04:52:31] [INFO ] [Nat]Absence check using 0 positive and 11 generalized place invariants in 3 ms returned sat
[2023-03-22 04:52:31] [INFO ] After 399ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :7
[2023-03-22 04:52:32] [INFO ] After 754ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :7
Attempting to minimize the solution found.
Minimization took 236 ms.
[2023-03-22 04:52:32] [INFO ] After 1165ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :7
Parikh walk visited 0 properties in 9 ms.
Support contains 30 out of 567 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 567/567 places, 4585/4585 transitions.
Graph (complete) has 2145 edges and 567 vertex of which 535 are kept as prefixes of interest. Removing 32 places using SCC suffix rule.1 ms
Discarding 32 places :
Also discarding 2 output transitions
Drop transitions removed 2 transitions
Drop transitions removed 29 transitions
Reduce isomorphic transitions removed 29 transitions.
Iterating post reduction 0 with 29 rules applied. Total rules applied 30 place count 535 transition count 4554
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 32 place count 533 transition count 4552
Iterating global reduction 1 with 2 rules applied. Total rules applied 34 place count 533 transition count 4552
Applied a total of 34 rules in 62 ms. Remains 533 /567 variables (removed 34) and now considering 4552/4585 (removed 33) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 62 ms. Remains : 533/567 places, 4552/4585 transitions.
Incomplete random walk after 10000 steps, including 1245 resets, run finished after 183 ms. (steps per millisecond=54 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 58 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 46 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 7) seen :1
Incomplete Best-First random walk after 10001 steps, including 59 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 55 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 64 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 46 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 45 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 6) seen :0
Running SMT prover for 6 properties.
[2023-03-22 04:52:32] [INFO ] Flow matrix only has 753 transitions (discarded 3799 similar events)
// Phase 1: matrix 753 rows 533 cols
[2023-03-22 04:52:32] [INFO ] Computed 11 place invariants in 6 ms
[2023-03-22 04:52:32] [INFO ] [Real]Absence check using 0 positive and 11 generalized place invariants in 3 ms returned sat
[2023-03-22 04:52:33] [INFO ] After 237ms SMT Verify possible using state equation in real domain returned unsat :0 sat :3 real:3
[2023-03-22 04:52:33] [INFO ] After 362ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :3 real:3
Attempting to minimize the solution found.
Minimization took 74 ms.
[2023-03-22 04:52:33] [INFO ] After 586ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :3 real:3
[2023-03-22 04:52:33] [INFO ] [Nat]Absence check using 0 positive and 11 generalized place invariants in 3 ms returned sat
[2023-03-22 04:52:33] [INFO ] After 336ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2023-03-22 04:52:34] [INFO ] After 612ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :6
Attempting to minimize the solution found.
Minimization took 163 ms.
[2023-03-22 04:52:34] [INFO ] After 923ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :6
Parikh walk visited 0 properties in 5 ms.
Support contains 27 out of 533 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 533/533 places, 4552/4552 transitions.
Graph (complete) has 2018 edges and 533 vertex of which 496 are kept as prefixes of interest. Removing 37 places using SCC suffix rule.1 ms
Discarding 37 places :
Also discarding 2 output transitions
Drop transitions removed 2 transitions
Drop transitions removed 34 transitions
Reduce isomorphic transitions removed 34 transitions.
Iterating post reduction 0 with 34 rules applied. Total rules applied 35 place count 496 transition count 4516
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 36 place count 495 transition count 4515
Iterating global reduction 1 with 1 rules applied. Total rules applied 37 place count 495 transition count 4515
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 1 with 1 rules applied. Total rules applied 38 place count 495 transition count 4515
Applied a total of 38 rules in 99 ms. Remains 495 /533 variables (removed 38) and now considering 4515/4552 (removed 37) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 99 ms. Remains : 495/533 places, 4515/4552 transitions.
Incomplete random walk after 10000 steps, including 1177 resets, run finished after 169 ms. (steps per millisecond=59 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 61 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 61 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 56 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 63 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 46 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 45 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 43006 steps, run timeout after 3001 ms. (steps per millisecond=14 ) properties seen :{}
Probabilistic random walk after 43006 steps, saw 13968 distinct states, run finished after 3004 ms. (steps per millisecond=14 ) properties seen :0
Running SMT prover for 6 properties.
[2023-03-22 04:52:37] [INFO ] Flow matrix only has 682 transitions (discarded 3833 similar events)
// Phase 1: matrix 682 rows 495 cols
[2023-03-22 04:52:37] [INFO ] Computed 10 place invariants in 6 ms
[2023-03-22 04:52:37] [INFO ] [Real]Absence check using 0 positive and 10 generalized place invariants in 3 ms returned sat
[2023-03-22 04:52:38] [INFO ] After 298ms SMT Verify possible using state equation in real domain returned unsat :0 sat :6
[2023-03-22 04:52:38] [INFO ] After 571ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :6
Attempting to minimize the solution found.
Minimization took 167 ms.
[2023-03-22 04:52:38] [INFO ] After 879ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :6
Parikh walk visited 0 properties in 4 ms.
Support contains 27 out of 495 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 495/495 places, 4515/4515 transitions.
Applied a total of 0 rules in 39 ms. Remains 495 /495 variables (removed 0) and now considering 4515/4515 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 39 ms. Remains : 495/495 places, 4515/4515 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 495/495 places, 4515/4515 transitions.
Applied a total of 0 rules in 38 ms. Remains 495 /495 variables (removed 0) and now considering 4515/4515 (removed 0) transitions.
[2023-03-22 04:52:38] [INFO ] Flow matrix only has 682 transitions (discarded 3833 similar events)
[2023-03-22 04:52:38] [INFO ] Invariant cache hit.
[2023-03-22 04:52:39] [INFO ] Implicit Places using invariants in 370 ms returned [284]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 373 ms to find 1 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 494/495 places, 4515/4515 transitions.
Applied a total of 0 rules in 41 ms. Remains 494 /494 variables (removed 0) and now considering 4515/4515 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 455 ms. Remains : 494/495 places, 4515/4515 transitions.
Incomplete random walk after 10000 steps, including 1188 resets, run finished after 182 ms. (steps per millisecond=54 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 59 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 60 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 6) seen :1
Incomplete Best-First random walk after 10001 steps, including 56 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 46 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 45 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 5) seen :0
Running SMT prover for 5 properties.
[2023-03-22 04:52:39] [INFO ] Flow matrix only has 682 transitions (discarded 3833 similar events)
// Phase 1: matrix 682 rows 494 cols
[2023-03-22 04:52:39] [INFO ] Computed 9 place invariants in 6 ms
[2023-03-22 04:52:39] [INFO ] [Real]Absence check using 0 positive and 9 generalized place invariants in 2 ms returned sat
[2023-03-22 04:52:39] [INFO ] After 286ms SMT Verify possible using state equation in real domain returned unsat :0 sat :5
[2023-03-22 04:52:39] [INFO ] After 508ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :5
Attempting to minimize the solution found.
Minimization took 128 ms.
[2023-03-22 04:52:40] [INFO ] After 765ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :5
Parikh walk visited 0 properties in 3 ms.
Support contains 21 out of 494 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 494/494 places, 4515/4515 transitions.
Graph (complete) has 1820 edges and 494 vertex of which 424 are kept as prefixes of interest. Removing 70 places using SCC suffix rule.0 ms
Discarding 70 places :
Also discarding 6 output transitions
Drop transitions removed 6 transitions
Drop transitions removed 62 transitions
Reduce isomorphic transitions removed 62 transitions.
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 63 rules applied. Total rules applied 64 place count 423 transition count 4447
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 66 place count 421 transition count 4445
Iterating global reduction 1 with 2 rules applied. Total rules applied 68 place count 421 transition count 4445
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 1 with 2 rules applied. Total rules applied 70 place count 420 transition count 4444
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 1 with 1 rules applied. Total rules applied 71 place count 420 transition count 4443
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 72 place count 419 transition count 4443
Applied a total of 72 rules in 149 ms. Remains 419 /494 variables (removed 75) and now considering 4443/4515 (removed 72) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 149 ms. Remains : 419/494 places, 4443/4515 transitions.
Incomplete random walk after 10000 steps, including 1396 resets, run finished after 187 ms. (steps per millisecond=53 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 63 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 63 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 58 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 5) seen :1
Incomplete Best-First random walk after 10001 steps, including 46 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 45 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 4) seen :0
Running SMT prover for 4 properties.
[2023-03-22 04:52:40] [INFO ] Flow matrix only has 546 transitions (discarded 3897 similar events)
// Phase 1: matrix 546 rows 419 cols
[2023-03-22 04:52:40] [INFO ] Computed 7 place invariants in 5 ms
[2023-03-22 04:52:40] [INFO ] [Real]Absence check using 0 positive and 7 generalized place invariants in 2 ms returned sat
[2023-03-22 04:52:40] [INFO ] After 177ms SMT Verify possible using state equation in real domain returned unsat :0 sat :4
[2023-03-22 04:52:40] [INFO ] After 306ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :4
Attempting to minimize the solution found.
Minimization took 99 ms.
[2023-03-22 04:52:41] [INFO ] After 501ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :4
Parikh walk visited 0 properties in 3 ms.
Support contains 18 out of 419 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 419/419 places, 4443/4443 transitions.
Graph (complete) has 1432 edges and 419 vertex of which 417 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.1 ms
Discarding 2 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 417 transition count 4441
Applied a total of 2 rules in 45 ms. Remains 417 /419 variables (removed 2) and now considering 4441/4443 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 45 ms. Remains : 417/419 places, 4441/4443 transitions.
Incomplete random walk after 10000 steps, including 1385 resets, run finished after 166 ms. (steps per millisecond=60 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 64 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 61 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 46 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 45 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 4) seen :0
Interrupted probabilistic random walk after 45864 steps, run timeout after 3001 ms. (steps per millisecond=15 ) properties seen :{1=1}
Probabilistic random walk after 45864 steps, saw 14809 distinct states, run finished after 3001 ms. (steps per millisecond=15 ) properties seen :1
Running SMT prover for 3 properties.
[2023-03-22 04:52:44] [INFO ] Flow matrix only has 543 transitions (discarded 3898 similar events)
// Phase 1: matrix 543 rows 417 cols
[2023-03-22 04:52:44] [INFO ] Computed 7 place invariants in 8 ms
[2023-03-22 04:52:44] [INFO ] [Real]Absence check using 0 positive and 7 generalized place invariants in 2 ms returned sat
[2023-03-22 04:52:44] [INFO ] After 175ms SMT Verify possible using state equation in real domain returned unsat :0 sat :3
[2023-03-22 04:52:44] [INFO ] After 276ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 64 ms.
[2023-03-22 04:52:44] [INFO ] After 427ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 2 ms.
Support contains 12 out of 417 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 417/417 places, 4441/4441 transitions.
Graph (complete) has 1428 edges and 417 vertex of which 253 are kept as prefixes of interest. Removing 164 places using SCC suffix rule.0 ms
Discarding 164 places :
Also discarding 39 output transitions
Drop transitions removed 39 transitions
Drop transitions removed 1947 transitions
Reduce isomorphic transitions removed 1947 transitions.
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 1948 rules applied. Total rules applied 1949 place count 252 transition count 2455
Reduce places removed 28 places and 0 transitions.
Drop transitions removed 862 transitions
Ensure Unique test removed 77 transitions
Reduce isomorphic transitions removed 939 transitions.
Iterating post reduction 1 with 967 rules applied. Total rules applied 2916 place count 224 transition count 1516
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 2919 place count 221 transition count 1513
Iterating global reduction 2 with 3 rules applied. Total rules applied 2922 place count 221 transition count 1513
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 2924 place count 220 transition count 1512
Drop transitions removed 83 transitions
Redundant transition composition rules discarded 83 transitions
Iterating global reduction 2 with 83 rules applied. Total rules applied 3007 place count 220 transition count 1429
Graph (complete) has 622 edges and 220 vertex of which 219 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.0 ms
Discarding 1 places :
Also discarding 0 output transitions
Iterating post reduction 2 with 1 rules applied. Total rules applied 3008 place count 219 transition count 1429
Drop transitions removed 32 transitions
Reduce isomorphic transitions removed 32 transitions.
Iterating post reduction 3 with 32 rules applied. Total rules applied 3040 place count 219 transition count 1397
Free-agglomeration rule applied 67 times.
Iterating global reduction 4 with 67 rules applied. Total rules applied 3107 place count 219 transition count 1330
Reduce places removed 67 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 68 rules applied. Total rules applied 3175 place count 152 transition count 1329
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 5 with 1 rules applied. Total rules applied 3176 place count 152 transition count 1328
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 3177 place count 151 transition count 1328
Partial Free-agglomeration rule applied 29 times.
Drop transitions removed 29 transitions
Iterating global reduction 6 with 29 rules applied. Total rules applied 3206 place count 151 transition count 1328
Applied a total of 3206 rules in 96 ms. Remains 151 /417 variables (removed 266) and now considering 1328/4441 (removed 3113) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 96 ms. Remains : 151/417 places, 1328/4441 transitions.
Incomplete random walk after 10000 steps, including 1494 resets, run finished after 113 ms. (steps per millisecond=88 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 98 resets, run finished after 15 ms. (steps per millisecond=666 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 77 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 3) seen :1
Incomplete Best-First random walk after 10001 steps, including 75 resets, run finished after 13 ms. (steps per millisecond=769 ) properties (out of 2) seen :1
Running SMT prover for 1 properties.
[2023-03-22 04:52:45] [INFO ] Flow matrix only has 215 transitions (discarded 1113 similar events)
// Phase 1: matrix 215 rows 151 cols
[2023-03-22 04:52:45] [INFO ] Computed 4 place invariants in 1 ms
[2023-03-22 04:52:45] [INFO ] [Real]Absence check using 0 positive and 4 generalized place invariants in 0 ms returned sat
[2023-03-22 04:52:45] [INFO ] After 42ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-22 04:52:45] [INFO ] After 56ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-22 04:52:45] [INFO ] After 94ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 3 out of 151 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 151/151 places, 1328/1328 transitions.
Graph (complete) has 554 edges and 151 vertex of which 103 are kept as prefixes of interest. Removing 48 places using SCC suffix rule.0 ms
Discarding 48 places :
Also discarding 9 output transitions
Drop transitions removed 9 transitions
Drop transitions removed 200 transitions
Ensure Unique test removed 32 transitions
Reduce isomorphic transitions removed 232 transitions.
Discarding 31 places :
Implicit places reduction removed 31 places
Iterating post reduction 0 with 263 rules applied. Total rules applied 264 place count 72 transition count 1087
Free-agglomeration rule (complex) applied 31 times.
Iterating global reduction 1 with 31 rules applied. Total rules applied 295 place count 72 transition count 1056
Reduce places removed 31 places and 0 transitions.
Iterating post reduction 1 with 31 rules applied. Total rules applied 326 place count 41 transition count 1056
Applied a total of 326 rules in 35 ms. Remains 41 /151 variables (removed 110) and now considering 1056/1328 (removed 272) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 35 ms. Remains : 41/151 places, 1056/1328 transitions.
Incomplete random walk after 10000 steps, including 1825 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 50 resets, run finished after 7 ms. (steps per millisecond=1428 ) properties (out of 1) seen :0
Finished probabilistic random walk after 10138 steps, run visited all 1 properties in 42 ms. (steps per millisecond=241 )
Probabilistic random walk after 10138 steps, saw 3073 distinct states, run finished after 42 ms. (steps per millisecond=241 ) properties seen :1
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-22 04:52:45] [INFO ] Flatten gal took : 444 ms
[2023-03-22 04:52:46] [INFO ] Flatten gal took : 453 ms
[2023-03-22 04:52:47] [INFO ] Input system was already deterministic with 21129 transitions.
Computed a total of 17233 stabilizing places and 21129 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 17233 transition count 21129
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 2 formulas.
FORMULA LeafsetExtension-PT-S64C2-CTLFireability-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Starting structural reductions in LTL mode, iteration 0 : 17233/17233 places, 21129/21129 transitions.
Applied a total of 0 rules in 63 ms. Remains 17233 /17233 variables (removed 0) and now considering 21129/21129 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 64 ms. Remains : 17233/17233 places, 21129/21129 transitions.
[2023-03-22 04:52:47] [INFO ] Flatten gal took : 412 ms
[2023-03-22 04:52:48] [INFO ] Flatten gal took : 443 ms
[2023-03-22 04:52:49] [INFO ] Input system was already deterministic with 21129 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17233/17233 places, 21129/21129 transitions.
Applied a total of 0 rules in 62 ms. Remains 17233 /17233 variables (removed 0) and now considering 21129/21129 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 63 ms. Remains : 17233/17233 places, 21129/21129 transitions.
[2023-03-22 04:52:49] [INFO ] Flatten gal took : 409 ms
[2023-03-22 04:52:50] [INFO ] Flatten gal took : 447 ms
[2023-03-22 04:52:51] [INFO ] Input system was already deterministic with 21129 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17233/17233 places, 21129/21129 transitions.
Applied a total of 0 rules in 60 ms. Remains 17233 /17233 variables (removed 0) and now considering 21129/21129 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 61 ms. Remains : 17233/17233 places, 21129/21129 transitions.
[2023-03-22 04:52:51] [INFO ] Flatten gal took : 405 ms
[2023-03-22 04:52:52] [INFO ] Flatten gal took : 440 ms
[2023-03-22 04:52:53] [INFO ] Input system was already deterministic with 21129 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 17233/17233 places, 21129/21129 transitions.
Graph (complete) has 42513 edges and 17233 vertex of which 17231 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.50 ms
Discarding 2 places :
Also discarding 2 output transitions
Drop transitions removed 2 transitions
Drop transitions removed 8092 transitions
Trivial Post-agglo rules discarded 8092 transitions
Performed 8092 trivial Post agglomeration. Transition count delta: 8092
Iterating post reduction 0 with 8092 rules applied. Total rules applied 8093 place count 17231 transition count 13035
Reduce places removed 8092 places and 0 transitions.
Performed 224 Post agglomeration using F-continuation condition.Transition count delta: 224
Iterating post reduction 1 with 8316 rules applied. Total rules applied 16409 place count 9139 transition count 12811
Reduce places removed 224 places and 0 transitions.
Iterating post reduction 2 with 224 rules applied. Total rules applied 16633 place count 8915 transition count 12811
Performed 129 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 129 Pre rules applied. Total rules applied 16633 place count 8915 transition count 12682
Deduced a syphon composed of 129 places in 4 ms
Reduce places removed 129 places and 0 transitions.
Iterating global reduction 3 with 258 rules applied. Total rules applied 16891 place count 8786 transition count 12682
Discarding 4027 places :
Symmetric choice reduction at 3 with 4027 rule applications. Total rules 20918 place count 4759 transition count 8655
Iterating global reduction 3 with 4027 rules applied. Total rules applied 24945 place count 4759 transition count 8655
Applied a total of 24945 rules in 2346 ms. Remains 4759 /17233 variables (removed 12474) and now considering 8655/21129 (removed 12474) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2348 ms. Remains : 4759/17233 places, 8655/21129 transitions.
[2023-03-22 04:52:55] [INFO ] Flatten gal took : 170 ms
[2023-03-22 04:52:55] [INFO ] Flatten gal took : 205 ms
[2023-03-22 04:52:56] [INFO ] Input system was already deterministic with 8655 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17233/17233 places, 21129/21129 transitions.
Applied a total of 0 rules in 58 ms. Remains 17233 /17233 variables (removed 0) and now considering 21129/21129 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 58 ms. Remains : 17233/17233 places, 21129/21129 transitions.
[2023-03-22 04:52:56] [INFO ] Flatten gal took : 402 ms
[2023-03-22 04:52:57] [INFO ] Flatten gal took : 446 ms
[2023-03-22 04:52:57] [INFO ] Input system was already deterministic with 21129 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17233/17233 places, 21129/21129 transitions.
Applied a total of 0 rules in 59 ms. Remains 17233 /17233 variables (removed 0) and now considering 21129/21129 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 60 ms. Remains : 17233/17233 places, 21129/21129 transitions.
[2023-03-22 04:52:58] [INFO ] Flatten gal took : 455 ms
[2023-03-22 04:52:59] [INFO ] Flatten gal took : 449 ms
[2023-03-22 04:52:59] [INFO ] Input system was already deterministic with 21129 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17233/17233 places, 21129/21129 transitions.
Applied a total of 0 rules in 83 ms. Remains 17233 /17233 variables (removed 0) and now considering 21129/21129 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 83 ms. Remains : 17233/17233 places, 21129/21129 transitions.
[2023-03-22 04:53:00] [INFO ] Flatten gal took : 401 ms
[2023-03-22 04:53:00] [INFO ] Flatten gal took : 438 ms
[2023-03-22 04:53:01] [INFO ] Input system was already deterministic with 21129 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17233/17233 places, 21129/21129 transitions.
Applied a total of 0 rules in 57 ms. Remains 17233 /17233 variables (removed 0) and now considering 21129/21129 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 57 ms. Remains : 17233/17233 places, 21129/21129 transitions.
[2023-03-22 04:53:02] [INFO ] Flatten gal took : 395 ms
[2023-03-22 04:53:02] [INFO ] Flatten gal took : 444 ms
[2023-03-22 04:53:03] [INFO ] Input system was already deterministic with 21129 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 17233/17233 places, 21129/21129 transitions.
Graph (complete) has 42513 edges and 17233 vertex of which 17231 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.18 ms
Discarding 2 places :
Also discarding 2 output transitions
Drop transitions removed 2 transitions
Drop transitions removed 8286 transitions
Trivial Post-agglo rules discarded 8286 transitions
Performed 8286 trivial Post agglomeration. Transition count delta: 8286
Iterating post reduction 0 with 8286 rules applied. Total rules applied 8287 place count 17231 transition count 12841
Reduce places removed 8286 places and 0 transitions.
Performed 32 Post agglomeration using F-continuation condition.Transition count delta: 32
Iterating post reduction 1 with 8318 rules applied. Total rules applied 16605 place count 8945 transition count 12809
Reduce places removed 32 places and 0 transitions.
Iterating post reduction 2 with 32 rules applied. Total rules applied 16637 place count 8913 transition count 12809
Performed 129 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 129 Pre rules applied. Total rules applied 16637 place count 8913 transition count 12680
Deduced a syphon composed of 129 places in 3 ms
Reduce places removed 129 places and 0 transitions.
Iterating global reduction 3 with 258 rules applied. Total rules applied 16895 place count 8784 transition count 12680
Discarding 4028 places :
Symmetric choice reduction at 3 with 4028 rule applications. Total rules 20923 place count 4756 transition count 8652
Iterating global reduction 3 with 4028 rules applied. Total rules applied 24951 place count 4756 transition count 8652
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 24951 place count 4756 transition count 8651
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 24953 place count 4755 transition count 8651
Applied a total of 24953 rules in 2088 ms. Remains 4755 /17233 variables (removed 12478) and now considering 8651/21129 (removed 12478) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2088 ms. Remains : 4755/17233 places, 8651/21129 transitions.
[2023-03-22 04:53:05] [INFO ] Flatten gal took : 183 ms
[2023-03-22 04:53:05] [INFO ] Flatten gal took : 191 ms
[2023-03-22 04:53:06] [INFO ] Input system was already deterministic with 8651 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17233/17233 places, 21129/21129 transitions.
Applied a total of 0 rules in 58 ms. Remains 17233 /17233 variables (removed 0) and now considering 21129/21129 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 58 ms. Remains : 17233/17233 places, 21129/21129 transitions.
[2023-03-22 04:53:06] [INFO ] Flatten gal took : 402 ms
[2023-03-22 04:53:07] [INFO ] Flatten gal took : 439 ms
[2023-03-22 04:53:08] [INFO ] Input system was already deterministic with 21129 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17233/17233 places, 21129/21129 transitions.
Applied a total of 0 rules in 58 ms. Remains 17233 /17233 variables (removed 0) and now considering 21129/21129 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 59 ms. Remains : 17233/17233 places, 21129/21129 transitions.
[2023-03-22 04:53:08] [INFO ] Flatten gal took : 398 ms
[2023-03-22 04:53:09] [INFO ] Flatten gal took : 439 ms
[2023-03-22 04:53:09] [INFO ] Input system was already deterministic with 21129 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 17233/17233 places, 21129/21129 transitions.
Graph (complete) has 42513 edges and 17233 vertex of which 17231 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.18 ms
Discarding 2 places :
Also discarding 2 output transitions
Drop transitions removed 2 transitions
Drop transitions removed 8319 transitions
Trivial Post-agglo rules discarded 8319 transitions
Performed 8319 trivial Post agglomeration. Transition count delta: 8319
Iterating post reduction 0 with 8319 rules applied. Total rules applied 8320 place count 17231 transition count 12808
Reduce places removed 8319 places and 0 transitions.
Iterating post reduction 1 with 8319 rules applied. Total rules applied 16639 place count 8912 transition count 12808
Performed 130 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 130 Pre rules applied. Total rules applied 16639 place count 8912 transition count 12678
Deduced a syphon composed of 130 places in 3 ms
Reduce places removed 130 places and 0 transitions.
Iterating global reduction 2 with 260 rules applied. Total rules applied 16899 place count 8782 transition count 12678
Discarding 4029 places :
Symmetric choice reduction at 2 with 4029 rule applications. Total rules 20928 place count 4753 transition count 8649
Iterating global reduction 2 with 4029 rules applied. Total rules applied 24957 place count 4753 transition count 8649
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 24957 place count 4753 transition count 8648
Deduced a syphon composed of 1 places in 4 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 24959 place count 4752 transition count 8648
Applied a total of 24959 rules in 2085 ms. Remains 4752 /17233 variables (removed 12481) and now considering 8648/21129 (removed 12481) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2086 ms. Remains : 4752/17233 places, 8648/21129 transitions.
[2023-03-22 04:53:12] [INFO ] Flatten gal took : 207 ms
[2023-03-22 04:53:12] [INFO ] Flatten gal took : 232 ms
[2023-03-22 04:53:13] [INFO ] Input system was already deterministic with 8648 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 17233/17233 places, 21129/21129 transitions.
Graph (complete) has 42513 edges and 17233 vertex of which 17231 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.21 ms
Discarding 2 places :
Also discarding 2 output transitions
Drop transitions removed 2 transitions
Drop transitions removed 8189 transitions
Trivial Post-agglo rules discarded 8189 transitions
Performed 8189 trivial Post agglomeration. Transition count delta: 8189
Iterating post reduction 0 with 8189 rules applied. Total rules applied 8190 place count 17231 transition count 12938
Reduce places removed 8189 places and 0 transitions.
Performed 128 Post agglomeration using F-continuation condition.Transition count delta: 128
Iterating post reduction 1 with 8317 rules applied. Total rules applied 16507 place count 9042 transition count 12810
Reduce places removed 128 places and 0 transitions.
Iterating post reduction 2 with 128 rules applied. Total rules applied 16635 place count 8914 transition count 12810
Performed 129 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 129 Pre rules applied. Total rules applied 16635 place count 8914 transition count 12681
Deduced a syphon composed of 129 places in 4 ms
Reduce places removed 129 places and 0 transitions.
Iterating global reduction 3 with 258 rules applied. Total rules applied 16893 place count 8785 transition count 12681
Discarding 4028 places :
Symmetric choice reduction at 3 with 4028 rule applications. Total rules 20921 place count 4757 transition count 8653
Iterating global reduction 3 with 4028 rules applied. Total rules applied 24949 place count 4757 transition count 8653
Applied a total of 24949 rules in 2129 ms. Remains 4757 /17233 variables (removed 12476) and now considering 8653/21129 (removed 12476) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2130 ms. Remains : 4757/17233 places, 8653/21129 transitions.
[2023-03-22 04:53:15] [INFO ] Flatten gal took : 171 ms
[2023-03-22 04:53:15] [INFO ] Flatten gal took : 200 ms
[2023-03-22 04:53:15] [INFO ] Input system was already deterministic with 8653 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17233/17233 places, 21129/21129 transitions.
Applied a total of 0 rules in 57 ms. Remains 17233 /17233 variables (removed 0) and now considering 21129/21129 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 57 ms. Remains : 17233/17233 places, 21129/21129 transitions.
[2023-03-22 04:53:16] [INFO ] Flatten gal took : 402 ms
[2023-03-22 04:53:16] [INFO ] Flatten gal took : 433 ms
[2023-03-22 04:53:17] [INFO ] Input system was already deterministic with 21129 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17233/17233 places, 21129/21129 transitions.
Applied a total of 0 rules in 55 ms. Remains 17233 /17233 variables (removed 0) and now considering 21129/21129 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 55 ms. Remains : 17233/17233 places, 21129/21129 transitions.
[2023-03-22 04:53:18] [INFO ] Flatten gal took : 421 ms
[2023-03-22 04:53:18] [INFO ] Flatten gal took : 447 ms
[2023-03-22 04:53:19] [INFO ] Input system was already deterministic with 21129 transitions.
[2023-03-22 04:53:20] [INFO ] Flatten gal took : 424 ms
[2023-03-22 04:53:20] [INFO ] Flatten gal took : 440 ms
[2023-03-22 04:53:20] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 6 ms.
[2023-03-22 04:53:20] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 17233 places, 21129 transitions and 63509 arcs took 82 ms.
Total runtime 126149 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT LeafsetExtension-PT-S64C2
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/377
CTLFireability

FORMULA LeafsetExtension-PT-S64C2-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S64C2-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S64C2-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S64C2-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S64C2-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679461460093

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/377/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/377/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/377/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 407 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 412 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 417 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 422 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 427 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 432 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 437 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 442 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 447 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 452 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 457 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 462 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 467 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 472 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 477 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 482 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 487 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 492 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 497 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 37 (type EXCL) for 36 LeafsetExtension-PT-S64C2-CTLFireability-13
lola: time limit : 206 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for LeafsetExtension-PT-S64C2-CTLFireability-13
lola: result : false
lola: markings : 1156
lola: fired transitions : 3825
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 502 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 10 (type EXCL) for 9 LeafsetExtension-PT-S64C2-CTLFireability-03
lola: time limit : 221 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 1/221 1/32 LeafsetExtension-PT-S64C2-CTLFireability-03 3505 m, 701 m/sec, 10584 t fired, .

Time elapsed: 507 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 6/221 2/32 LeafsetExtension-PT-S64C2-CTLFireability-03 13642 m, 2027 m/sec, 41279 t fired, .

Time elapsed: 512 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 11/221 2/32 LeafsetExtension-PT-S64C2-CTLFireability-03 23778 m, 2027 m/sec, 70832 t fired, .

Time elapsed: 517 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 10 (type EXCL) for LeafsetExtension-PT-S64C2-CTLFireability-03
lola: result : true
lola: markings : 26224
lola: fired transitions : 77528
lola: time used : 12.000000
lola: memory pages used : 3
lola: LAUNCH task # 34 (type EXCL) for 33 LeafsetExtension-PT-S64C2-CTLFireability-12
lola: time limit : 237 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for LeafsetExtension-PT-S64C2-CTLFireability-12
lola: result : false
lola: markings : 12
lola: fired transitions : 23
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 LeafsetExtension-PT-S64C2-CTLFireability-09
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for LeafsetExtension-PT-S64C2-CTLFireability-09
lola: result : false
lola: markings : 12
lola: fired transitions : 23
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 522 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 527 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 532 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 537 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 542 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 547 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 552 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 557 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 562 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 567 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 572 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 577 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 1 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 582 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 15
lola: LAUNCH task # 43 (type EXCL) for 42 LeafsetExtension-PT-S64C2-CTLFireability-15
lola: time limit : 273 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 0/273 1/32 LeafsetExtension-PT-S64C2-CTLFireability-15 554 m, 110 m/sec, 870 t fired, .

Time elapsed: 587 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/273 2/32 LeafsetExtension-PT-S64C2-CTLFireability-15 11528 m, 2194 m/sec, 19584 t fired, .

Time elapsed: 592 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 1 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/273 4/32 LeafsetExtension-PT-S64C2-CTLFireability-15 23441 m, 2382 m/sec, 39865 t fired, .

Time elapsed: 597 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 1 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/273 6/32 LeafsetExtension-PT-S64C2-CTLFireability-15 35328 m, 2377 m/sec, 60090 t fired, .

Time elapsed: 602 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 1 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/273 6/32 LeafsetExtension-PT-S64C2-CTLFireability-15 40852 m, 1104 m/sec, 69484 t fired, .

Time elapsed: 607 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 1 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/273 7/32 LeafsetExtension-PT-S64C2-CTLFireability-15 42807 m, 391 m/sec, 72777 t fired, .

Time elapsed: 612 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 1 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/273 7/32 LeafsetExtension-PT-S64C2-CTLFireability-15 47373 m, 913 m/sec, 80593 t fired, .

Time elapsed: 617 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 1 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 43/273 7/32 LeafsetExtension-PT-S64C2-CTLFireability-15 48895 m, 304 m/sec, 83114 t fired, .

Time elapsed: 630 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 1 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 1 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 48/273 8/32 LeafsetExtension-PT-S64C2-CTLFireability-15 54121 m, 1045 m/sec, 92088 t fired, .

Time elapsed: 635 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 1 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 1 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 53/273 9/32 LeafsetExtension-PT-S64C2-CTLFireability-15 58801 m, 936 m/sec, 99593 t fired, .

Time elapsed: 640 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C2-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S64C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-14: CTL 1 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C2-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 58/273 10/32 LeafsetExtension-PT-S64C2-CTLFireability-15 62530 m, 745 m/sec, 105078 t fired, .

Time elapsed: 645 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 43 (type EXCL) for LeafsetExtension-PT-S64C2-CTLFireability-15
lola: result : true
lola: markings : 62766
lola: fired transitions : 105435
lola: time used : 60.000000
lola: memory pages used : 10
lola: LAUNCH task # 31 (type EXCL) for 30 LeafsetExtension-PT-S64C2-CTLFireability-11
lola: time limit : 295 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 553 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LeafsetExtension-PT-S64C2"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is LeafsetExtension-PT-S64C2, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416200522"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/LeafsetExtension-PT-S64C2.tgz
mv LeafsetExtension-PT-S64C2 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;