Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416200514.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is LeafsetExtension-PT-S32C4, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416200514
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.9M
-rw-r--r-- 1 mcc users 11K Feb 25 16:53 CTLCardinality.txt
-rw-r--r-- 1 mcc users 71K Feb 25 16:53 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.3K Feb 25 16:53 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 25 16:53 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.2K Feb 25 16:21 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 16:21 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.1K Feb 25 16:21 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:21 LTLFireability.xml
-rw-r--r-- 1 mcc users 23K Feb 25 16:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 138K Feb 25 16:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 17K Feb 25 16:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 78K Feb 25 16:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:21 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.2K Feb 25 16:21 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 3.4M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME LeafsetExtension-PT-S32C4-CTLFireability-00
FORMULA_NAME LeafsetExtension-PT-S32C4-CTLFireability-01
FORMULA_NAME LeafsetExtension-PT-S32C4-CTLFireability-02
FORMULA_NAME LeafsetExtension-PT-S32C4-CTLFireability-03
FORMULA_NAME LeafsetExtension-PT-S32C4-CTLFireability-04
FORMULA_NAME LeafsetExtension-PT-S32C4-CTLFireability-05
FORMULA_NAME LeafsetExtension-PT-S32C4-CTLFireability-06
FORMULA_NAME LeafsetExtension-PT-S32C4-CTLFireability-07
FORMULA_NAME LeafsetExtension-PT-S32C4-CTLFireability-08
FORMULA_NAME LeafsetExtension-PT-S32C4-CTLFireability-09
FORMULA_NAME LeafsetExtension-PT-S32C4-CTLFireability-10
FORMULA_NAME LeafsetExtension-PT-S32C4-CTLFireability-11
FORMULA_NAME LeafsetExtension-PT-S32C4-CTLFireability-12
FORMULA_NAME LeafsetExtension-PT-S32C4-CTLFireability-13
FORMULA_NAME LeafsetExtension-PT-S32C4-CTLFireability-14
FORMULA_NAME LeafsetExtension-PT-S32C4-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679460253871

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LeafsetExtension-PT-S32C4
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 04:44:15] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 04:44:15] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 04:44:15] [INFO ] Load time of PNML (sax parser for PT used): 208 ms
[2023-03-22 04:44:15] [INFO ] Transformed 5622 places.
[2023-03-22 04:44:15] [INFO ] Transformed 5449 transitions.
[2023-03-22 04:44:15] [INFO ] Parsed PT model containing 5622 places and 5449 transitions and 17500 arcs in 299 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 11 ms.
Support contains 144 out of 5622 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 5622/5622 places, 5449/5449 transitions.
Reduce places removed 1093 places and 0 transitions.
Iterating post reduction 0 with 1093 rules applied. Total rules applied 1093 place count 4529 transition count 5449
Discarding 1047 places :
Symmetric choice reduction at 1 with 1047 rule applications. Total rules 2140 place count 3482 transition count 4402
Iterating global reduction 1 with 1047 rules applied. Total rules applied 3187 place count 3482 transition count 4402
Discarding 955 places :
Symmetric choice reduction at 1 with 955 rule applications. Total rules 4142 place count 2527 transition count 3447
Iterating global reduction 1 with 955 rules applied. Total rules applied 5097 place count 2527 transition count 3447
Discarding 938 places :
Symmetric choice reduction at 1 with 938 rule applications. Total rules 6035 place count 1589 transition count 2509
Iterating global reduction 1 with 938 rules applied. Total rules applied 6973 place count 1589 transition count 2509
Discarding 32 places :
Implicit places reduction removed 32 places
Iterating post reduction 1 with 32 rules applied. Total rules applied 7005 place count 1557 transition count 2509
Discarding 30 places :
Symmetric choice reduction at 2 with 30 rule applications. Total rules 7035 place count 1527 transition count 2479
Iterating global reduction 2 with 30 rules applied. Total rules applied 7065 place count 1527 transition count 2479
Discarding 29 places :
Symmetric choice reduction at 2 with 29 rule applications. Total rules 7094 place count 1498 transition count 2450
Iterating global reduction 2 with 29 rules applied. Total rules applied 7123 place count 1498 transition count 2450
Discarding 28 places :
Symmetric choice reduction at 2 with 28 rule applications. Total rules 7151 place count 1470 transition count 2422
Iterating global reduction 2 with 28 rules applied. Total rules applied 7179 place count 1470 transition count 2422
Discarding 28 places :
Symmetric choice reduction at 2 with 28 rule applications. Total rules 7207 place count 1442 transition count 2394
Iterating global reduction 2 with 28 rules applied. Total rules applied 7235 place count 1442 transition count 2394
Discarding 412 places :
Symmetric choice reduction at 2 with 412 rule applications. Total rules 7647 place count 1030 transition count 1982
Iterating global reduction 2 with 412 rules applied. Total rules applied 8059 place count 1030 transition count 1982
Applied a total of 8059 rules in 1442 ms. Remains 1030 /5622 variables (removed 4592) and now considering 1982/5449 (removed 3467) transitions.
[2023-03-22 04:44:17] [INFO ] Flow matrix only has 1571 transitions (discarded 411 similar events)
// Phase 1: matrix 1571 rows 1030 cols
[2023-03-22 04:44:17] [INFO ] Computed 70 place invariants in 59 ms
[2023-03-22 04:44:18] [INFO ] Implicit Places using invariants in 939 ms returned [4, 46, 120, 174, 262, 266, 315, 323, 354, 379, 406, 432, 500, 502, 561, 587, 615, 667, 671, 715, 771, 793, 842, 875, 895, 951, 957, 965, 987]
Discarding 29 places :
Implicit Place search using SMT only with invariants took 966 ms to find 29 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 1001/5622 places, 1982/5449 transitions.
Discarding 296 places :
Symmetric choice reduction at 0 with 296 rule applications. Total rules 296 place count 705 transition count 1686
Iterating global reduction 0 with 296 rules applied. Total rules applied 592 place count 705 transition count 1686
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 601 place count 696 transition count 1677
Iterating global reduction 0 with 9 rules applied. Total rules applied 610 place count 696 transition count 1677
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 619 place count 687 transition count 1668
Iterating global reduction 0 with 9 rules applied. Total rules applied 628 place count 687 transition count 1668
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 637 place count 678 transition count 1659
Iterating global reduction 0 with 9 rules applied. Total rules applied 646 place count 678 transition count 1659
Discarding 63 places :
Symmetric choice reduction at 0 with 63 rule applications. Total rules 709 place count 615 transition count 1596
Iterating global reduction 0 with 63 rules applied. Total rules applied 772 place count 615 transition count 1596
Applied a total of 772 rules in 84 ms. Remains 615 /1001 variables (removed 386) and now considering 1596/1982 (removed 386) transitions.
[2023-03-22 04:44:18] [INFO ] Flow matrix only has 1040 transitions (discarded 556 similar events)
// Phase 1: matrix 1040 rows 615 cols
[2023-03-22 04:44:18] [INFO ] Computed 41 place invariants in 21 ms
[2023-03-22 04:44:18] [INFO ] Implicit Places using invariants in 237 ms returned []
[2023-03-22 04:44:18] [INFO ] Flow matrix only has 1040 transitions (discarded 556 similar events)
[2023-03-22 04:44:18] [INFO ] Invariant cache hit.
[2023-03-22 04:44:19] [INFO ] Implicit Places using invariants and state equation in 961 ms returned []
Implicit Place search using SMT with State Equation took 1202 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 615/5622 places, 1596/5449 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 3696 ms. Remains : 615/5622 places, 1596/5449 transitions.
Support contains 144 out of 615 places after structural reductions.
[2023-03-22 04:44:19] [INFO ] Flatten gal took : 122 ms
[2023-03-22 04:44:19] [INFO ] Flatten gal took : 71 ms
[2023-03-22 04:44:19] [INFO ] Input system was already deterministic with 1596 transitions.
Support contains 143 out of 615 places (down from 144) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 288 resets, run finished after 517 ms. (steps per millisecond=19 ) properties (out of 74) seen :60
Incomplete Best-First random walk after 10001 steps, including 13 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 14) seen :1
Incomplete Best-First random walk after 10001 steps, including 24 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 13) seen :1
Incomplete Best-First random walk after 10001 steps, including 21 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 22 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 12) seen :1
Incomplete Best-First random walk after 10001 steps, including 22 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 11) seen :1
Incomplete Best-First random walk after 10001 steps, including 24 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 21 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 21 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 10) seen :2
Incomplete Best-First random walk after 10001 steps, including 16 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 8) seen :1
Incomplete Best-First random walk after 10001 steps, including 23 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 24 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 7) seen :0
Running SMT prover for 7 properties.
[2023-03-22 04:44:20] [INFO ] Flow matrix only has 1040 transitions (discarded 556 similar events)
[2023-03-22 04:44:20] [INFO ] Invariant cache hit.
[2023-03-22 04:44:20] [INFO ] [Real]Absence check using 0 positive and 41 generalized place invariants in 21 ms returned sat
[2023-03-22 04:44:21] [INFO ] After 392ms SMT Verify possible using state equation in real domain returned unsat :1 sat :3 real:3
[2023-03-22 04:44:21] [INFO ] After 568ms SMT Verify possible using trap constraints in real domain returned unsat :1 sat :3 real:3
Attempting to minimize the solution found.
Minimization took 94 ms.
[2023-03-22 04:44:21] [INFO ] After 993ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :3 real:3
[2023-03-22 04:44:21] [INFO ] [Nat]Absence check using 0 positive and 41 generalized place invariants in 15 ms returned sat
[2023-03-22 04:44:22] [INFO ] After 395ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :6
[2023-03-22 04:44:22] [INFO ] After 716ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :6
Attempting to minimize the solution found.
Minimization took 190 ms.
[2023-03-22 04:44:22] [INFO ] After 1132ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :6
Fused 7 Parikh solutions to 5 different solutions.
Parikh walk visited 1 properties in 16 ms.
Support contains 12 out of 615 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 615/615 places, 1596/1596 transitions.
Graph (complete) has 2012 edges and 615 vertex of which 185 are kept as prefixes of interest. Removing 430 places using SCC suffix rule.7 ms
Discarding 430 places :
Also discarding 207 output transitions
Drop transitions removed 207 transitions
Drop transitions removed 202 transitions
Reduce isomorphic transitions removed 202 transitions.
Discarding 5 places :
Implicit places reduction removed 5 places
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 211 rules applied. Total rules applied 212 place count 180 transition count 1183
Reduce places removed 6 places and 0 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 7 rules applied. Total rules applied 219 place count 174 transition count 1182
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 220 place count 173 transition count 1182
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 7 Pre rules applied. Total rules applied 220 place count 173 transition count 1175
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 3 with 14 rules applied. Total rules applied 234 place count 166 transition count 1175
Discarding 31 places :
Symmetric choice reduction at 3 with 31 rule applications. Total rules 265 place count 135 transition count 1144
Iterating global reduction 3 with 31 rules applied. Total rules applied 296 place count 135 transition count 1144
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 297 place count 134 transition count 1143
Iterating global reduction 3 with 1 rules applied. Total rules applied 298 place count 134 transition count 1143
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 1 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 3 with 16 rules applied. Total rules applied 314 place count 126 transition count 1135
Free-agglomeration rule (complex) applied 25 times.
Iterating global reduction 3 with 25 rules applied. Total rules applied 339 place count 126 transition count 1110
Reduce places removed 25 places and 0 transitions.
Iterating post reduction 3 with 25 rules applied. Total rules applied 364 place count 101 transition count 1110
Partial Free-agglomeration rule applied 7 times.
Drop transitions removed 7 transitions
Iterating global reduction 4 with 7 rules applied. Total rules applied 371 place count 101 transition count 1110
Applied a total of 371 rules in 136 ms. Remains 101 /615 variables (removed 514) and now considering 1110/1596 (removed 486) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 136 ms. Remains : 101/615 places, 1110/1596 transitions.
Incomplete random walk after 10000 steps, including 956 resets, run finished after 106 ms. (steps per millisecond=94 ) properties (out of 5) seen :3
Incomplete Best-First random walk after 10001 steps, including 30 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 2) seen :1
Finished Best-First random walk after 4342 steps, including 10 resets, run visited all 1 properties in 5 ms. (steps per millisecond=868 )
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-22 04:44:23] [INFO ] Flatten gal took : 47 ms
[2023-03-22 04:44:23] [INFO ] Flatten gal took : 47 ms
[2023-03-22 04:44:23] [INFO ] Input system was already deterministic with 1596 transitions.
Computed a total of 615 stabilizing places and 1596 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 615 transition count 1596
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 2 formulas.
FORMULA LeafsetExtension-PT-S32C4-CTLFireability-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Starting structural reductions in LTL mode, iteration 0 : 615/615 places, 1596/1596 transitions.
Discarding 64 places :
Symmetric choice reduction at 0 with 64 rule applications. Total rules 64 place count 551 transition count 1532
Iterating global reduction 0 with 64 rules applied. Total rules applied 128 place count 551 transition count 1532
Discarding 50 places :
Symmetric choice reduction at 0 with 50 rule applications. Total rules 178 place count 501 transition count 1482
Iterating global reduction 0 with 50 rules applied. Total rules applied 228 place count 501 transition count 1482
Discarding 17 places :
Implicit places reduction removed 17 places
Iterating post reduction 0 with 17 rules applied. Total rules applied 245 place count 484 transition count 1482
Discarding 49 places :
Symmetric choice reduction at 1 with 49 rule applications. Total rules 294 place count 435 transition count 1433
Iterating global reduction 1 with 49 rules applied. Total rules applied 343 place count 435 transition count 1433
Discarding 8 places :
Implicit places reduction removed 8 places
Iterating post reduction 1 with 8 rules applied. Total rules applied 351 place count 427 transition count 1433
Discarding 37 places :
Symmetric choice reduction at 2 with 37 rule applications. Total rules 388 place count 390 transition count 1396
Iterating global reduction 2 with 37 rules applied. Total rules applied 425 place count 390 transition count 1396
Discarding 25 places :
Symmetric choice reduction at 2 with 25 rule applications. Total rules 450 place count 365 transition count 1371
Iterating global reduction 2 with 25 rules applied. Total rules applied 475 place count 365 transition count 1371
Discarding 25 places :
Symmetric choice reduction at 2 with 25 rule applications. Total rules 500 place count 340 transition count 1346
Iterating global reduction 2 with 25 rules applied. Total rules applied 525 place count 340 transition count 1346
Discarding 153 places :
Symmetric choice reduction at 2 with 153 rule applications. Total rules 678 place count 187 transition count 1193
Iterating global reduction 2 with 153 rules applied. Total rules applied 831 place count 187 transition count 1193
Discarding 61 places :
Symmetric choice reduction at 2 with 61 rule applications. Total rules 892 place count 126 transition count 1132
Iterating global reduction 2 with 61 rules applied. Total rules applied 953 place count 126 transition count 1132
Applied a total of 953 rules in 68 ms. Remains 126 /615 variables (removed 489) and now considering 1132/1596 (removed 464) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 69 ms. Remains : 126/615 places, 1132/1596 transitions.
[2023-03-22 04:44:23] [INFO ] Flatten gal took : 30 ms
[2023-03-22 04:44:23] [INFO ] Flatten gal took : 30 ms
[2023-03-22 04:44:23] [INFO ] Input system was already deterministic with 1132 transitions.
Starting structural reductions in LTL mode, iteration 0 : 615/615 places, 1596/1596 transitions.
Discarding 62 places :
Symmetric choice reduction at 0 with 62 rule applications. Total rules 62 place count 553 transition count 1534
Iterating global reduction 0 with 62 rules applied. Total rules applied 124 place count 553 transition count 1534
Discarding 49 places :
Symmetric choice reduction at 0 with 49 rule applications. Total rules 173 place count 504 transition count 1485
Iterating global reduction 0 with 49 rules applied. Total rules applied 222 place count 504 transition count 1485
Discarding 16 places :
Implicit places reduction removed 16 places
Iterating post reduction 0 with 16 rules applied. Total rules applied 238 place count 488 transition count 1485
Discarding 48 places :
Symmetric choice reduction at 1 with 48 rule applications. Total rules 286 place count 440 transition count 1437
Iterating global reduction 1 with 48 rules applied. Total rules applied 334 place count 440 transition count 1437
Discarding 8 places :
Implicit places reduction removed 8 places
Iterating post reduction 1 with 8 rules applied. Total rules applied 342 place count 432 transition count 1437
Discarding 36 places :
Symmetric choice reduction at 2 with 36 rule applications. Total rules 378 place count 396 transition count 1401
Iterating global reduction 2 with 36 rules applied. Total rules applied 414 place count 396 transition count 1401
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 438 place count 372 transition count 1377
Iterating global reduction 2 with 24 rules applied. Total rules applied 462 place count 372 transition count 1377
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 486 place count 348 transition count 1353
Iterating global reduction 2 with 24 rules applied. Total rules applied 510 place count 348 transition count 1353
Discarding 143 places :
Symmetric choice reduction at 2 with 143 rule applications. Total rules 653 place count 205 transition count 1210
Iterating global reduction 2 with 143 rules applied. Total rules applied 796 place count 205 transition count 1210
Discarding 60 places :
Symmetric choice reduction at 2 with 60 rule applications. Total rules 856 place count 145 transition count 1150
Iterating global reduction 2 with 60 rules applied. Total rules applied 916 place count 145 transition count 1150
Applied a total of 916 rules in 70 ms. Remains 145 /615 variables (removed 470) and now considering 1150/1596 (removed 446) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 70 ms. Remains : 145/615 places, 1150/1596 transitions.
[2023-03-22 04:44:23] [INFO ] Flatten gal took : 28 ms
[2023-03-22 04:44:23] [INFO ] Flatten gal took : 28 ms
[2023-03-22 04:44:23] [INFO ] Input system was already deterministic with 1150 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 615/615 places, 1596/1596 transitions.
Graph (complete) has 3132 edges and 615 vertex of which 614 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.6 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 52 transitions
Trivial Post-agglo rules discarded 52 transitions
Performed 52 trivial Post agglomeration. Transition count delta: 52
Iterating post reduction 0 with 52 rules applied. Total rules applied 53 place count 614 transition count 1543
Reduce places removed 52 places and 0 transitions.
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Iterating post reduction 1 with 57 rules applied. Total rules applied 110 place count 562 transition count 1538
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 2 with 5 rules applied. Total rules applied 115 place count 557 transition count 1538
Performed 28 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 28 Pre rules applied. Total rules applied 115 place count 557 transition count 1510
Deduced a syphon composed of 28 places in 0 ms
Reduce places removed 28 places and 0 transitions.
Iterating global reduction 3 with 56 rules applied. Total rules applied 171 place count 529 transition count 1510
Discarding 45 places :
Symmetric choice reduction at 3 with 45 rule applications. Total rules 216 place count 484 transition count 1465
Iterating global reduction 3 with 45 rules applied. Total rules applied 261 place count 484 transition count 1465
Discarding 16 places :
Symmetric choice reduction at 3 with 16 rule applications. Total rules 277 place count 468 transition count 1449
Iterating global reduction 3 with 16 rules applied. Total rules applied 293 place count 468 transition count 1449
Discarding 6 places :
Implicit places reduction removed 6 places
Iterating post reduction 3 with 6 rules applied. Total rules applied 299 place count 462 transition count 1449
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 6 Pre rules applied. Total rules applied 299 place count 462 transition count 1443
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 4 with 12 rules applied. Total rules applied 311 place count 456 transition count 1443
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 318 place count 449 transition count 1436
Iterating global reduction 4 with 7 rules applied. Total rules applied 325 place count 449 transition count 1436
Discarding 6 places :
Symmetric choice reduction at 4 with 6 rule applications. Total rules 331 place count 443 transition count 1430
Iterating global reduction 4 with 6 rules applied. Total rules applied 337 place count 443 transition count 1430
Discarding 47 places :
Symmetric choice reduction at 4 with 47 rule applications. Total rules 384 place count 396 transition count 1383
Iterating global reduction 4 with 47 rules applied. Total rules applied 431 place count 396 transition count 1383
Performed 52 Post agglomeration using F-continuation condition.Transition count delta: 52
Deduced a syphon composed of 52 places in 0 ms
Reduce places removed 52 places and 0 transitions.
Iterating global reduction 4 with 104 rules applied. Total rules applied 535 place count 344 transition count 1331
Discarding 28 places :
Symmetric choice reduction at 4 with 28 rule applications. Total rules 563 place count 316 transition count 1303
Iterating global reduction 4 with 28 rules applied. Total rules applied 591 place count 316 transition count 1303
Applied a total of 591 rules in 170 ms. Remains 316 /615 variables (removed 299) and now considering 1303/1596 (removed 293) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 171 ms. Remains : 316/615 places, 1303/1596 transitions.
[2023-03-22 04:44:23] [INFO ] Flatten gal took : 29 ms
[2023-03-22 04:44:23] [INFO ] Flatten gal took : 30 ms
[2023-03-22 04:44:24] [INFO ] Input system was already deterministic with 1303 transitions.
Starting structural reductions in LTL mode, iteration 0 : 615/615 places, 1596/1596 transitions.
Discarding 63 places :
Symmetric choice reduction at 0 with 63 rule applications. Total rules 63 place count 552 transition count 1533
Iterating global reduction 0 with 63 rules applied. Total rules applied 126 place count 552 transition count 1533
Discarding 49 places :
Symmetric choice reduction at 0 with 49 rule applications. Total rules 175 place count 503 transition count 1484
Iterating global reduction 0 with 49 rules applied. Total rules applied 224 place count 503 transition count 1484
Discarding 16 places :
Implicit places reduction removed 16 places
Iterating post reduction 0 with 16 rules applied. Total rules applied 240 place count 487 transition count 1484
Discarding 47 places :
Symmetric choice reduction at 1 with 47 rule applications. Total rules 287 place count 440 transition count 1437
Iterating global reduction 1 with 47 rules applied. Total rules applied 334 place count 440 transition count 1437
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 1 with 7 rules applied. Total rules applied 341 place count 433 transition count 1437
Discarding 34 places :
Symmetric choice reduction at 2 with 34 rule applications. Total rules 375 place count 399 transition count 1403
Iterating global reduction 2 with 34 rules applied. Total rules applied 409 place count 399 transition count 1403
Discarding 23 places :
Symmetric choice reduction at 2 with 23 rule applications. Total rules 432 place count 376 transition count 1380
Iterating global reduction 2 with 23 rules applied. Total rules applied 455 place count 376 transition count 1380
Discarding 23 places :
Symmetric choice reduction at 2 with 23 rule applications. Total rules 478 place count 353 transition count 1357
Iterating global reduction 2 with 23 rules applied. Total rules applied 501 place count 353 transition count 1357
Discarding 143 places :
Symmetric choice reduction at 2 with 143 rule applications. Total rules 644 place count 210 transition count 1214
Iterating global reduction 2 with 143 rules applied. Total rules applied 787 place count 210 transition count 1214
Discarding 52 places :
Symmetric choice reduction at 2 with 52 rule applications. Total rules 839 place count 158 transition count 1162
Iterating global reduction 2 with 52 rules applied. Total rules applied 891 place count 158 transition count 1162
Applied a total of 891 rules in 56 ms. Remains 158 /615 variables (removed 457) and now considering 1162/1596 (removed 434) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 56 ms. Remains : 158/615 places, 1162/1596 transitions.
[2023-03-22 04:44:24] [INFO ] Flatten gal took : 24 ms
[2023-03-22 04:44:24] [INFO ] Flatten gal took : 26 ms
[2023-03-22 04:44:24] [INFO ] Input system was already deterministic with 1162 transitions.
Starting structural reductions in LTL mode, iteration 0 : 615/615 places, 1596/1596 transitions.
Discarding 61 places :
Symmetric choice reduction at 0 with 61 rule applications. Total rules 61 place count 554 transition count 1535
Iterating global reduction 0 with 61 rules applied. Total rules applied 122 place count 554 transition count 1535
Discarding 47 places :
Symmetric choice reduction at 0 with 47 rule applications. Total rules 169 place count 507 transition count 1488
Iterating global reduction 0 with 47 rules applied. Total rules applied 216 place count 507 transition count 1488
Discarding 15 places :
Implicit places reduction removed 15 places
Iterating post reduction 0 with 15 rules applied. Total rules applied 231 place count 492 transition count 1488
Discarding 46 places :
Symmetric choice reduction at 1 with 46 rule applications. Total rules 277 place count 446 transition count 1442
Iterating global reduction 1 with 46 rules applied. Total rules applied 323 place count 446 transition count 1442
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 1 with 7 rules applied. Total rules applied 330 place count 439 transition count 1442
Discarding 34 places :
Symmetric choice reduction at 2 with 34 rule applications. Total rules 364 place count 405 transition count 1408
Iterating global reduction 2 with 34 rules applied. Total rules applied 398 place count 405 transition count 1408
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 420 place count 383 transition count 1386
Iterating global reduction 2 with 22 rules applied. Total rules applied 442 place count 383 transition count 1386
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 464 place count 361 transition count 1364
Iterating global reduction 2 with 22 rules applied. Total rules applied 486 place count 361 transition count 1364
Discarding 138 places :
Symmetric choice reduction at 2 with 138 rule applications. Total rules 624 place count 223 transition count 1226
Iterating global reduction 2 with 138 rules applied. Total rules applied 762 place count 223 transition count 1226
Discarding 55 places :
Symmetric choice reduction at 2 with 55 rule applications. Total rules 817 place count 168 transition count 1171
Iterating global reduction 2 with 55 rules applied. Total rules applied 872 place count 168 transition count 1171
Applied a total of 872 rules in 64 ms. Remains 168 /615 variables (removed 447) and now considering 1171/1596 (removed 425) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 65 ms. Remains : 168/615 places, 1171/1596 transitions.
[2023-03-22 04:44:24] [INFO ] Flatten gal took : 24 ms
[2023-03-22 04:44:24] [INFO ] Flatten gal took : 27 ms
[2023-03-22 04:44:24] [INFO ] Input system was already deterministic with 1171 transitions.
Starting structural reductions in LTL mode, iteration 0 : 615/615 places, 1596/1596 transitions.
Discarding 63 places :
Symmetric choice reduction at 0 with 63 rule applications. Total rules 63 place count 552 transition count 1533
Iterating global reduction 0 with 63 rules applied. Total rules applied 126 place count 552 transition count 1533
Discarding 49 places :
Symmetric choice reduction at 0 with 49 rule applications. Total rules 175 place count 503 transition count 1484
Iterating global reduction 0 with 49 rules applied. Total rules applied 224 place count 503 transition count 1484
Discarding 17 places :
Implicit places reduction removed 17 places
Iterating post reduction 0 with 17 rules applied. Total rules applied 241 place count 486 transition count 1484
Discarding 49 places :
Symmetric choice reduction at 1 with 49 rule applications. Total rules 290 place count 437 transition count 1435
Iterating global reduction 1 with 49 rules applied. Total rules applied 339 place count 437 transition count 1435
Discarding 8 places :
Implicit places reduction removed 8 places
Iterating post reduction 1 with 8 rules applied. Total rules applied 347 place count 429 transition count 1435
Discarding 37 places :
Symmetric choice reduction at 2 with 37 rule applications. Total rules 384 place count 392 transition count 1398
Iterating global reduction 2 with 37 rules applied. Total rules applied 421 place count 392 transition count 1398
Discarding 25 places :
Symmetric choice reduction at 2 with 25 rule applications. Total rules 446 place count 367 transition count 1373
Iterating global reduction 2 with 25 rules applied. Total rules applied 471 place count 367 transition count 1373
Discarding 25 places :
Symmetric choice reduction at 2 with 25 rule applications. Total rules 496 place count 342 transition count 1348
Iterating global reduction 2 with 25 rules applied. Total rules applied 521 place count 342 transition count 1348
Discarding 153 places :
Symmetric choice reduction at 2 with 153 rule applications. Total rules 674 place count 189 transition count 1195
Iterating global reduction 2 with 153 rules applied. Total rules applied 827 place count 189 transition count 1195
Discarding 61 places :
Symmetric choice reduction at 2 with 61 rule applications. Total rules 888 place count 128 transition count 1134
Iterating global reduction 2 with 61 rules applied. Total rules applied 949 place count 128 transition count 1134
Applied a total of 949 rules in 56 ms. Remains 128 /615 variables (removed 487) and now considering 1134/1596 (removed 462) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 57 ms. Remains : 128/615 places, 1134/1596 transitions.
[2023-03-22 04:44:24] [INFO ] Flatten gal took : 22 ms
[2023-03-22 04:44:24] [INFO ] Flatten gal took : 24 ms
[2023-03-22 04:44:24] [INFO ] Input system was already deterministic with 1134 transitions.
Starting structural reductions in LTL mode, iteration 0 : 615/615 places, 1596/1596 transitions.
Discarding 61 places :
Symmetric choice reduction at 0 with 61 rule applications. Total rules 61 place count 554 transition count 1535
Iterating global reduction 0 with 61 rules applied. Total rules applied 122 place count 554 transition count 1535
Discarding 47 places :
Symmetric choice reduction at 0 with 47 rule applications. Total rules 169 place count 507 transition count 1488
Iterating global reduction 0 with 47 rules applied. Total rules applied 216 place count 507 transition count 1488
Discarding 15 places :
Implicit places reduction removed 15 places
Iterating post reduction 0 with 15 rules applied. Total rules applied 231 place count 492 transition count 1488
Discarding 45 places :
Symmetric choice reduction at 1 with 45 rule applications. Total rules 276 place count 447 transition count 1443
Iterating global reduction 1 with 45 rules applied. Total rules applied 321 place count 447 transition count 1443
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 1 with 7 rules applied. Total rules applied 328 place count 440 transition count 1443
Discarding 34 places :
Symmetric choice reduction at 2 with 34 rule applications. Total rules 362 place count 406 transition count 1409
Iterating global reduction 2 with 34 rules applied. Total rules applied 396 place count 406 transition count 1409
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 418 place count 384 transition count 1387
Iterating global reduction 2 with 22 rules applied. Total rules applied 440 place count 384 transition count 1387
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 462 place count 362 transition count 1365
Iterating global reduction 2 with 22 rules applied. Total rules applied 484 place count 362 transition count 1365
Discarding 136 places :
Symmetric choice reduction at 2 with 136 rule applications. Total rules 620 place count 226 transition count 1229
Iterating global reduction 2 with 136 rules applied. Total rules applied 756 place count 226 transition count 1229
Discarding 55 places :
Symmetric choice reduction at 2 with 55 rule applications. Total rules 811 place count 171 transition count 1174
Iterating global reduction 2 with 55 rules applied. Total rules applied 866 place count 171 transition count 1174
Applied a total of 866 rules in 53 ms. Remains 171 /615 variables (removed 444) and now considering 1174/1596 (removed 422) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 53 ms. Remains : 171/615 places, 1174/1596 transitions.
[2023-03-22 04:44:24] [INFO ] Flatten gal took : 21 ms
[2023-03-22 04:44:24] [INFO ] Flatten gal took : 23 ms
[2023-03-22 04:44:24] [INFO ] Input system was already deterministic with 1174 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 615/615 places, 1596/1596 transitions.
Graph (complete) has 3132 edges and 615 vertex of which 614 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.2 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 55 transitions
Trivial Post-agglo rules discarded 55 transitions
Performed 55 trivial Post agglomeration. Transition count delta: 55
Iterating post reduction 0 with 55 rules applied. Total rules applied 56 place count 614 transition count 1540
Reduce places removed 55 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 1 with 58 rules applied. Total rules applied 114 place count 559 transition count 1537
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 117 place count 556 transition count 1537
Performed 28 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 28 Pre rules applied. Total rules applied 117 place count 556 transition count 1509
Deduced a syphon composed of 28 places in 1 ms
Reduce places removed 28 places and 0 transitions.
Iterating global reduction 3 with 56 rules applied. Total rules applied 173 place count 528 transition count 1509
Discarding 47 places :
Symmetric choice reduction at 3 with 47 rule applications. Total rules 220 place count 481 transition count 1462
Iterating global reduction 3 with 47 rules applied. Total rules applied 267 place count 481 transition count 1462
Discarding 17 places :
Symmetric choice reduction at 3 with 17 rule applications. Total rules 284 place count 464 transition count 1445
Iterating global reduction 3 with 17 rules applied. Total rules applied 301 place count 464 transition count 1445
Discarding 6 places :
Implicit places reduction removed 6 places
Iterating post reduction 3 with 6 rules applied. Total rules applied 307 place count 458 transition count 1445
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 6 Pre rules applied. Total rules applied 307 place count 458 transition count 1439
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 4 with 12 rules applied. Total rules applied 319 place count 452 transition count 1439
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 326 place count 445 transition count 1432
Iterating global reduction 4 with 7 rules applied. Total rules applied 333 place count 445 transition count 1432
Discarding 6 places :
Symmetric choice reduction at 4 with 6 rule applications. Total rules 339 place count 439 transition count 1426
Iterating global reduction 4 with 6 rules applied. Total rules applied 345 place count 439 transition count 1426
Discarding 46 places :
Symmetric choice reduction at 4 with 46 rule applications. Total rules 391 place count 393 transition count 1380
Iterating global reduction 4 with 46 rules applied. Total rules applied 437 place count 393 transition count 1380
Performed 52 Post agglomeration using F-continuation condition.Transition count delta: 52
Deduced a syphon composed of 52 places in 0 ms
Reduce places removed 52 places and 0 transitions.
Iterating global reduction 4 with 104 rules applied. Total rules applied 541 place count 341 transition count 1328
Discarding 27 places :
Symmetric choice reduction at 4 with 27 rule applications. Total rules 568 place count 314 transition count 1301
Iterating global reduction 4 with 27 rules applied. Total rules applied 595 place count 314 transition count 1301
Applied a total of 595 rules in 115 ms. Remains 314 /615 variables (removed 301) and now considering 1301/1596 (removed 295) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 116 ms. Remains : 314/615 places, 1301/1596 transitions.
[2023-03-22 04:44:24] [INFO ] Flatten gal took : 25 ms
[2023-03-22 04:44:24] [INFO ] Flatten gal took : 26 ms
[2023-03-22 04:44:25] [INFO ] Input system was already deterministic with 1301 transitions.
Starting structural reductions in LTL mode, iteration 0 : 615/615 places, 1596/1596 transitions.
Discarding 59 places :
Symmetric choice reduction at 0 with 59 rule applications. Total rules 59 place count 556 transition count 1537
Iterating global reduction 0 with 59 rules applied. Total rules applied 118 place count 556 transition count 1537
Discarding 46 places :
Symmetric choice reduction at 0 with 46 rule applications. Total rules 164 place count 510 transition count 1491
Iterating global reduction 0 with 46 rules applied. Total rules applied 210 place count 510 transition count 1491
Discarding 14 places :
Implicit places reduction removed 14 places
Iterating post reduction 0 with 14 rules applied. Total rules applied 224 place count 496 transition count 1491
Discarding 45 places :
Symmetric choice reduction at 1 with 45 rule applications. Total rules 269 place count 451 transition count 1446
Iterating global reduction 1 with 45 rules applied. Total rules applied 314 place count 451 transition count 1446
Discarding 8 places :
Implicit places reduction removed 8 places
Iterating post reduction 1 with 8 rules applied. Total rules applied 322 place count 443 transition count 1446
Discarding 34 places :
Symmetric choice reduction at 2 with 34 rule applications. Total rules 356 place count 409 transition count 1412
Iterating global reduction 2 with 34 rules applied. Total rules applied 390 place count 409 transition count 1412
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 412 place count 387 transition count 1390
Iterating global reduction 2 with 22 rules applied. Total rules applied 434 place count 387 transition count 1390
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 456 place count 365 transition count 1368
Iterating global reduction 2 with 22 rules applied. Total rules applied 478 place count 365 transition count 1368
Discarding 129 places :
Symmetric choice reduction at 2 with 129 rule applications. Total rules 607 place count 236 transition count 1239
Iterating global reduction 2 with 129 rules applied. Total rules applied 736 place count 236 transition count 1239
Discarding 61 places :
Symmetric choice reduction at 2 with 61 rule applications. Total rules 797 place count 175 transition count 1178
Iterating global reduction 2 with 61 rules applied. Total rules applied 858 place count 175 transition count 1178
Applied a total of 858 rules in 79 ms. Remains 175 /615 variables (removed 440) and now considering 1178/1596 (removed 418) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 79 ms. Remains : 175/615 places, 1178/1596 transitions.
[2023-03-22 04:44:25] [INFO ] Flatten gal took : 22 ms
[2023-03-22 04:44:25] [INFO ] Flatten gal took : 23 ms
[2023-03-22 04:44:25] [INFO ] Input system was already deterministic with 1178 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 615/615 places, 1596/1596 transitions.
Graph (complete) has 3132 edges and 615 vertex of which 614 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.3 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 56 transitions
Trivial Post-agglo rules discarded 56 transitions
Performed 56 trivial Post agglomeration. Transition count delta: 56
Iterating post reduction 0 with 56 rules applied. Total rules applied 57 place count 614 transition count 1539
Reduce places removed 56 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 1 with 59 rules applied. Total rules applied 116 place count 558 transition count 1536
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 119 place count 555 transition count 1536
Performed 27 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 27 Pre rules applied. Total rules applied 119 place count 555 transition count 1509
Deduced a syphon composed of 27 places in 1 ms
Reduce places removed 27 places and 0 transitions.
Iterating global reduction 3 with 54 rules applied. Total rules applied 173 place count 528 transition count 1509
Discarding 48 places :
Symmetric choice reduction at 3 with 48 rule applications. Total rules 221 place count 480 transition count 1461
Iterating global reduction 3 with 48 rules applied. Total rules applied 269 place count 480 transition count 1461
Discarding 16 places :
Symmetric choice reduction at 3 with 16 rule applications. Total rules 285 place count 464 transition count 1445
Iterating global reduction 3 with 16 rules applied. Total rules applied 301 place count 464 transition count 1445
Discarding 5 places :
Implicit places reduction removed 5 places
Iterating post reduction 3 with 5 rules applied. Total rules applied 306 place count 459 transition count 1445
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 5 Pre rules applied. Total rules applied 306 place count 459 transition count 1440
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 4 with 10 rules applied. Total rules applied 316 place count 454 transition count 1440
Discarding 6 places :
Symmetric choice reduction at 4 with 6 rule applications. Total rules 322 place count 448 transition count 1434
Iterating global reduction 4 with 6 rules applied. Total rules applied 328 place count 448 transition count 1434
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 333 place count 443 transition count 1429
Iterating global reduction 4 with 5 rules applied. Total rules applied 338 place count 443 transition count 1429
Discarding 42 places :
Symmetric choice reduction at 4 with 42 rule applications. Total rules 380 place count 401 transition count 1387
Iterating global reduction 4 with 42 rules applied. Total rules applied 422 place count 401 transition count 1387
Performed 54 Post agglomeration using F-continuation condition.Transition count delta: 54
Deduced a syphon composed of 54 places in 0 ms
Reduce places removed 54 places and 0 transitions.
Iterating global reduction 4 with 108 rules applied. Total rules applied 530 place count 347 transition count 1333
Discarding 26 places :
Symmetric choice reduction at 4 with 26 rule applications. Total rules 556 place count 321 transition count 1307
Iterating global reduction 4 with 26 rules applied. Total rules applied 582 place count 321 transition count 1307
Applied a total of 582 rules in 110 ms. Remains 321 /615 variables (removed 294) and now considering 1307/1596 (removed 289) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 111 ms. Remains : 321/615 places, 1307/1596 transitions.
[2023-03-22 04:44:25] [INFO ] Flatten gal took : 24 ms
[2023-03-22 04:44:25] [INFO ] Flatten gal took : 26 ms
[2023-03-22 04:44:25] [INFO ] Input system was already deterministic with 1307 transitions.
Starting structural reductions in LTL mode, iteration 0 : 615/615 places, 1596/1596 transitions.
Discarding 59 places :
Symmetric choice reduction at 0 with 59 rule applications. Total rules 59 place count 556 transition count 1537
Iterating global reduction 0 with 59 rules applied. Total rules applied 118 place count 556 transition count 1537
Discarding 45 places :
Symmetric choice reduction at 0 with 45 rule applications. Total rules 163 place count 511 transition count 1492
Iterating global reduction 0 with 45 rules applied. Total rules applied 208 place count 511 transition count 1492
Discarding 15 places :
Implicit places reduction removed 15 places
Iterating post reduction 0 with 15 rules applied. Total rules applied 223 place count 496 transition count 1492
Discarding 45 places :
Symmetric choice reduction at 1 with 45 rule applications. Total rules 268 place count 451 transition count 1447
Iterating global reduction 1 with 45 rules applied. Total rules applied 313 place count 451 transition count 1447
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 1 with 7 rules applied. Total rules applied 320 place count 444 transition count 1447
Discarding 34 places :
Symmetric choice reduction at 2 with 34 rule applications. Total rules 354 place count 410 transition count 1413
Iterating global reduction 2 with 34 rules applied. Total rules applied 388 place count 410 transition count 1413
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 410 place count 388 transition count 1391
Iterating global reduction 2 with 22 rules applied. Total rules applied 432 place count 388 transition count 1391
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 454 place count 366 transition count 1369
Iterating global reduction 2 with 22 rules applied. Total rules applied 476 place count 366 transition count 1369
Discarding 135 places :
Symmetric choice reduction at 2 with 135 rule applications. Total rules 611 place count 231 transition count 1234
Iterating global reduction 2 with 135 rules applied. Total rules applied 746 place count 231 transition count 1234
Discarding 55 places :
Symmetric choice reduction at 2 with 55 rule applications. Total rules 801 place count 176 transition count 1179
Iterating global reduction 2 with 55 rules applied. Total rules applied 856 place count 176 transition count 1179
Applied a total of 856 rules in 63 ms. Remains 176 /615 variables (removed 439) and now considering 1179/1596 (removed 417) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 63 ms. Remains : 176/615 places, 1179/1596 transitions.
[2023-03-22 04:44:25] [INFO ] Flatten gal took : 21 ms
[2023-03-22 04:44:25] [INFO ] Flatten gal took : 23 ms
[2023-03-22 04:44:25] [INFO ] Input system was already deterministic with 1179 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 615/615 places, 1596/1596 transitions.
Graph (complete) has 3132 edges and 615 vertex of which 614 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.2 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 60 transitions
Trivial Post-agglo rules discarded 60 transitions
Performed 60 trivial Post agglomeration. Transition count delta: 60
Iterating post reduction 0 with 60 rules applied. Total rules applied 61 place count 614 transition count 1535
Reduce places removed 60 places and 0 transitions.
Iterating post reduction 1 with 60 rules applied. Total rules applied 121 place count 554 transition count 1535
Performed 28 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 28 Pre rules applied. Total rules applied 121 place count 554 transition count 1507
Deduced a syphon composed of 28 places in 1 ms
Reduce places removed 28 places and 0 transitions.
Iterating global reduction 2 with 56 rules applied. Total rules applied 177 place count 526 transition count 1507
Discarding 49 places :
Symmetric choice reduction at 2 with 49 rule applications. Total rules 226 place count 477 transition count 1458
Iterating global reduction 2 with 49 rules applied. Total rules applied 275 place count 477 transition count 1458
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 291 place count 461 transition count 1442
Iterating global reduction 2 with 16 rules applied. Total rules applied 307 place count 461 transition count 1442
Discarding 6 places :
Implicit places reduction removed 6 places
Iterating post reduction 2 with 6 rules applied. Total rules applied 313 place count 455 transition count 1442
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 6 Pre rules applied. Total rules applied 313 place count 455 transition count 1436
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 3 with 12 rules applied. Total rules applied 325 place count 449 transition count 1436
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 332 place count 442 transition count 1429
Iterating global reduction 3 with 7 rules applied. Total rules applied 339 place count 442 transition count 1429
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 345 place count 436 transition count 1423
Iterating global reduction 3 with 6 rules applied. Total rules applied 351 place count 436 transition count 1423
Discarding 47 places :
Symmetric choice reduction at 3 with 47 rule applications. Total rules 398 place count 389 transition count 1376
Iterating global reduction 3 with 47 rules applied. Total rules applied 445 place count 389 transition count 1376
Performed 52 Post agglomeration using F-continuation condition.Transition count delta: 52
Deduced a syphon composed of 52 places in 1 ms
Reduce places removed 52 places and 0 transitions.
Iterating global reduction 3 with 104 rules applied. Total rules applied 549 place count 337 transition count 1324
Discarding 28 places :
Symmetric choice reduction at 3 with 28 rule applications. Total rules 577 place count 309 transition count 1296
Iterating global reduction 3 with 28 rules applied. Total rules applied 605 place count 309 transition count 1296
Applied a total of 605 rules in 113 ms. Remains 309 /615 variables (removed 306) and now considering 1296/1596 (removed 300) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 113 ms. Remains : 309/615 places, 1296/1596 transitions.
[2023-03-22 04:44:25] [INFO ] Flatten gal took : 22 ms
[2023-03-22 04:44:25] [INFO ] Flatten gal took : 25 ms
[2023-03-22 04:44:25] [INFO ] Input system was already deterministic with 1296 transitions.
Starting structural reductions in LTL mode, iteration 0 : 615/615 places, 1596/1596 transitions.
Discarding 61 places :
Symmetric choice reduction at 0 with 61 rule applications. Total rules 61 place count 554 transition count 1535
Iterating global reduction 0 with 61 rules applied. Total rules applied 122 place count 554 transition count 1535
Discarding 47 places :
Symmetric choice reduction at 0 with 47 rule applications. Total rules 169 place count 507 transition count 1488
Iterating global reduction 0 with 47 rules applied. Total rules applied 216 place count 507 transition count 1488
Discarding 17 places :
Implicit places reduction removed 17 places
Iterating post reduction 0 with 17 rules applied. Total rules applied 233 place count 490 transition count 1488
Discarding 48 places :
Symmetric choice reduction at 1 with 48 rule applications. Total rules 281 place count 442 transition count 1440
Iterating global reduction 1 with 48 rules applied. Total rules applied 329 place count 442 transition count 1440
Discarding 6 places :
Implicit places reduction removed 6 places
Iterating post reduction 1 with 6 rules applied. Total rules applied 335 place count 436 transition count 1440
Discarding 35 places :
Symmetric choice reduction at 2 with 35 rule applications. Total rules 370 place count 401 transition count 1405
Iterating global reduction 2 with 35 rules applied. Total rules applied 405 place count 401 transition count 1405
Discarding 23 places :
Symmetric choice reduction at 2 with 23 rule applications. Total rules 428 place count 378 transition count 1382
Iterating global reduction 2 with 23 rules applied. Total rules applied 451 place count 378 transition count 1382
Discarding 23 places :
Symmetric choice reduction at 2 with 23 rule applications. Total rules 474 place count 355 transition count 1359
Iterating global reduction 2 with 23 rules applied. Total rules applied 497 place count 355 transition count 1359
Discarding 151 places :
Symmetric choice reduction at 2 with 151 rule applications. Total rules 648 place count 204 transition count 1208
Iterating global reduction 2 with 151 rules applied. Total rules applied 799 place count 204 transition count 1208
Discarding 47 places :
Symmetric choice reduction at 2 with 47 rule applications. Total rules 846 place count 157 transition count 1161
Iterating global reduction 2 with 47 rules applied. Total rules applied 893 place count 157 transition count 1161
Applied a total of 893 rules in 56 ms. Remains 157 /615 variables (removed 458) and now considering 1161/1596 (removed 435) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 56 ms. Remains : 157/615 places, 1161/1596 transitions.
[2023-03-22 04:44:25] [INFO ] Flatten gal took : 19 ms
[2023-03-22 04:44:25] [INFO ] Flatten gal took : 22 ms
[2023-03-22 04:44:25] [INFO ] Input system was already deterministic with 1161 transitions.
Starting structural reductions in LTL mode, iteration 0 : 615/615 places, 1596/1596 transitions.
Discarding 58 places :
Symmetric choice reduction at 0 with 58 rule applications. Total rules 58 place count 557 transition count 1538
Iterating global reduction 0 with 58 rules applied. Total rules applied 116 place count 557 transition count 1538
Discarding 48 places :
Symmetric choice reduction at 0 with 48 rule applications. Total rules 164 place count 509 transition count 1490
Iterating global reduction 0 with 48 rules applied. Total rules applied 212 place count 509 transition count 1490
Discarding 16 places :
Implicit places reduction removed 16 places
Iterating post reduction 0 with 16 rules applied. Total rules applied 228 place count 493 transition count 1490
Discarding 38 places :
Symmetric choice reduction at 1 with 38 rule applications. Total rules 266 place count 455 transition count 1452
Iterating global reduction 1 with 38 rules applied. Total rules applied 304 place count 455 transition count 1452
Discarding 8 places :
Implicit places reduction removed 8 places
Iterating post reduction 1 with 8 rules applied. Total rules applied 312 place count 447 transition count 1452
Discarding 36 places :
Symmetric choice reduction at 2 with 36 rule applications. Total rules 348 place count 411 transition count 1416
Iterating global reduction 2 with 36 rules applied. Total rules applied 384 place count 411 transition count 1416
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 408 place count 387 transition count 1392
Iterating global reduction 2 with 24 rules applied. Total rules applied 432 place count 387 transition count 1392
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 456 place count 363 transition count 1368
Iterating global reduction 2 with 24 rules applied. Total rules applied 480 place count 363 transition count 1368
Discarding 143 places :
Symmetric choice reduction at 2 with 143 rule applications. Total rules 623 place count 220 transition count 1225
Iterating global reduction 2 with 143 rules applied. Total rules applied 766 place count 220 transition count 1225
Discarding 61 places :
Symmetric choice reduction at 2 with 61 rule applications. Total rules 827 place count 159 transition count 1164
Iterating global reduction 2 with 61 rules applied. Total rules applied 888 place count 159 transition count 1164
Applied a total of 888 rules in 53 ms. Remains 159 /615 variables (removed 456) and now considering 1164/1596 (removed 432) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 53 ms. Remains : 159/615 places, 1164/1596 transitions.
[2023-03-22 04:44:26] [INFO ] Flatten gal took : 20 ms
[2023-03-22 04:44:26] [INFO ] Flatten gal took : 21 ms
[2023-03-22 04:44:26] [INFO ] Input system was already deterministic with 1164 transitions.
Starting structural reductions in LTL mode, iteration 0 : 615/615 places, 1596/1596 transitions.
Discarding 54 places :
Symmetric choice reduction at 0 with 54 rule applications. Total rules 54 place count 561 transition count 1542
Iterating global reduction 0 with 54 rules applied. Total rules applied 108 place count 561 transition count 1542
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 150 place count 519 transition count 1500
Iterating global reduction 0 with 42 rules applied. Total rules applied 192 place count 519 transition count 1500
Discarding 14 places :
Implicit places reduction removed 14 places
Iterating post reduction 0 with 14 rules applied. Total rules applied 206 place count 505 transition count 1500
Discarding 41 places :
Symmetric choice reduction at 1 with 41 rule applications. Total rules 247 place count 464 transition count 1459
Iterating global reduction 1 with 41 rules applied. Total rules applied 288 place count 464 transition count 1459
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 1 with 4 rules applied. Total rules applied 292 place count 460 transition count 1459
Discarding 26 places :
Symmetric choice reduction at 2 with 26 rule applications. Total rules 318 place count 434 transition count 1433
Iterating global reduction 2 with 26 rules applied. Total rules applied 344 place count 434 transition count 1433
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 362 place count 416 transition count 1415
Iterating global reduction 2 with 18 rules applied. Total rules applied 380 place count 416 transition count 1415
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 398 place count 398 transition count 1397
Iterating global reduction 2 with 18 rules applied. Total rules applied 416 place count 398 transition count 1397
Discarding 121 places :
Symmetric choice reduction at 2 with 121 rule applications. Total rules 537 place count 277 transition count 1276
Iterating global reduction 2 with 121 rules applied. Total rules applied 658 place count 277 transition count 1276
Discarding 28 places :
Symmetric choice reduction at 2 with 28 rule applications. Total rules 686 place count 249 transition count 1248
Iterating global reduction 2 with 28 rules applied. Total rules applied 714 place count 249 transition count 1248
Applied a total of 714 rules in 55 ms. Remains 249 /615 variables (removed 366) and now considering 1248/1596 (removed 348) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 55 ms. Remains : 249/615 places, 1248/1596 transitions.
[2023-03-22 04:44:26] [INFO ] Flatten gal took : 21 ms
[2023-03-22 04:44:26] [INFO ] Flatten gal took : 23 ms
[2023-03-22 04:44:26] [INFO ] Input system was already deterministic with 1248 transitions.
[2023-03-22 04:44:26] [INFO ] Flatten gal took : 37 ms
[2023-03-22 04:44:26] [INFO ] Flatten gal took : 30 ms
[2023-03-22 04:44:26] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-22 04:44:26] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 615 places, 1596 transitions and 5799 arcs took 8 ms.
Total runtime 11140 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT LeafsetExtension-PT-S32C4
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA LeafsetExtension-PT-S32C4-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S32C4-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S32C4-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S32C4-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S32C4-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S32C4-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S32C4-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679461053866

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 6 (type EXCL) for 3 LeafsetExtension-PT-S32C4-CTLFireability-01
lola: time limit : 119 sec
lola: memory limit: 32 pages
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 70 (type FNDP) for 3 LeafsetExtension-PT-S32C4-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type EQUN) for 3 LeafsetExtension-PT-S32C4-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 73 (type SRCH) for 3 LeafsetExtension-PT-S32C4-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 70 (type FNDP) for LeafsetExtension-PT-S32C4-CTLFireability-01
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 71 (type EQUN) for LeafsetExtension-PT-S32C4-CTLFireability-01 (obsolete)
lola: CANCELED task # 73 (type SRCH) for LeafsetExtension-PT-S32C4-CTLFireability-01 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
sara: try reading problem file /home/mcc/execution/375/CTLFireability-71.sara.

lola: FINISHED task # 71 (type EQUN) for LeafsetExtension-PT-S32C4-CTLFireability-01
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 1 0 5 0 0 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 4/189 3/32 LeafsetExtension-PT-S32C4-CTLFireability-01 324216 m, 64843 m/sec, 1007421 t fired, .

Time elapsed: 6 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 1 0 5 0 0 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 9/189 5/32 LeafsetExtension-PT-S32C4-CTLFireability-01 681576 m, 71472 m/sec, 2227722 t fired, .

Time elapsed: 11 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 1 0 5 0 0 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 14/189 7/32 LeafsetExtension-PT-S32C4-CTLFireability-01 1029589 m, 69602 m/sec, 3487210 t fired, .

Time elapsed: 16 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 1 0 5 0 0 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 19/189 9/32 LeafsetExtension-PT-S32C4-CTLFireability-01 1366507 m, 67383 m/sec, 4659273 t fired, .

Time elapsed: 21 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 1 0 5 0 0 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 24/189 12/32 LeafsetExtension-PT-S32C4-CTLFireability-01 1695981 m, 65894 m/sec, 5866966 t fired, .

Time elapsed: 26 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 1 0 5 0 0 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 29/189 14/32 LeafsetExtension-PT-S32C4-CTLFireability-01 2026858 m, 66175 m/sec, 7065742 t fired, .

Time elapsed: 31 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 1 0 5 0 0 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 34/189 16/32 LeafsetExtension-PT-S32C4-CTLFireability-01 2377281 m, 70084 m/sec, 8325154 t fired, .

Time elapsed: 36 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 1 0 5 0 0 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 39/189 18/32 LeafsetExtension-PT-S32C4-CTLFireability-01 2689581 m, 62460 m/sec, 9477881 t fired, .

Time elapsed: 41 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 1 0 5 0 0 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 44/189 19/32 LeafsetExtension-PT-S32C4-CTLFireability-01 2988944 m, 59872 m/sec, 10569939 t fired, .

Time elapsed: 46 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 1 0 5 0 0 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 49/189 21/32 LeafsetExtension-PT-S32C4-CTLFireability-01 3302744 m, 62760 m/sec, 11649493 t fired, .

Time elapsed: 51 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 1 0 5 0 0 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 54/189 23/32 LeafsetExtension-PT-S32C4-CTLFireability-01 3617777 m, 63006 m/sec, 12742271 t fired, .

Time elapsed: 56 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 1 0 5 0 0 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 59/189 25/32 LeafsetExtension-PT-S32C4-CTLFireability-01 3880136 m, 52471 m/sec, 13835310 t fired, .

Time elapsed: 61 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 1 0 5 0 0 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 64/189 26/32 LeafsetExtension-PT-S32C4-CTLFireability-01 4155817 m, 55136 m/sec, 14931500 t fired, .

Time elapsed: 66 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 1 0 5 0 0 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 69/189 28/32 LeafsetExtension-PT-S32C4-CTLFireability-01 4439399 m, 56716 m/sec, 16027048 t fired, .

Time elapsed: 71 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 1 0 5 0 0 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 74/189 30/32 LeafsetExtension-PT-S32C4-CTLFireability-01 4765274 m, 65175 m/sec, 17193265 t fired, .

Time elapsed: 76 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 6 (type EXCL) for LeafsetExtension-PT-S32C4-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 67 (type EXCL) for 66 LeafsetExtension-PT-S32C4-CTLFireability-15
lola: time limit : 195 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 5/195 3/32 LeafsetExtension-PT-S32C4-CTLFireability-15 323566 m, 64713 m/sec, 1332643 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 10/195 4/32 LeafsetExtension-PT-S32C4-CTLFireability-15 611036 m, 57494 m/sec, 2614204 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 15/195 6/32 LeafsetExtension-PT-S32C4-CTLFireability-15 891500 m, 56092 m/sec, 3898354 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 20/195 8/32 LeafsetExtension-PT-S32C4-CTLFireability-15 1172367 m, 56173 m/sec, 5178402 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 25/195 10/32 LeafsetExtension-PT-S32C4-CTLFireability-15 1457574 m, 57041 m/sec, 6477022 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 30/195 12/32 LeafsetExtension-PT-S32C4-CTLFireability-15 1737981 m, 56081 m/sec, 7835338 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 35/195 14/32 LeafsetExtension-PT-S32C4-CTLFireability-15 2017456 m, 55895 m/sec, 9148987 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 40/195 16/32 LeafsetExtension-PT-S32C4-CTLFireability-15 2305386 m, 57586 m/sec, 10473243 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 45/195 17/32 LeafsetExtension-PT-S32C4-CTLFireability-15 2568697 m, 52662 m/sec, 11753616 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 50/195 19/32 LeafsetExtension-PT-S32C4-CTLFireability-15 2812062 m, 48673 m/sec, 12898851 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 55/195 20/32 LeafsetExtension-PT-S32C4-CTLFireability-15 3049325 m, 47452 m/sec, 14020416 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 60/195 21/32 LeafsetExtension-PT-S32C4-CTLFireability-15 3307360 m, 51607 m/sec, 15151896 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 65/195 23/32 LeafsetExtension-PT-S32C4-CTLFireability-15 3567196 m, 51967 m/sec, 16320712 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 70/195 24/32 LeafsetExtension-PT-S32C4-CTLFireability-15 3807252 m, 48011 m/sec, 17511993 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 75/195 25/32 LeafsetExtension-PT-S32C4-CTLFireability-15 4061728 m, 50895 m/sec, 18738869 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 80/195 26/32 LeafsetExtension-PT-S32C4-CTLFireability-15 4312401 m, 50134 m/sec, 20019009 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 85/195 27/32 LeafsetExtension-PT-S32C4-CTLFireability-15 4561881 m, 49896 m/sec, 21270909 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 90/195 28/32 LeafsetExtension-PT-S32C4-CTLFireability-15 4777029 m, 43029 m/sec, 22360339 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 95/195 30/32 LeafsetExtension-PT-S32C4-CTLFireability-15 5050363 m, 54666 m/sec, 23515760 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 100/195 31/32 LeafsetExtension-PT-S32C4-CTLFireability-15 5324371 m, 54801 m/sec, 24552240 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 105/195 32/32 LeafsetExtension-PT-S32C4-CTLFireability-15 5548800 m, 44885 m/sec, 25679906 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 67 (type EXCL) for LeafsetExtension-PT-S32C4-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 64 (type EXCL) for 55 LeafsetExtension-PT-S32C4-CTLFireability-13
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL) for LeafsetExtension-PT-S32C4-CTLFireability-13
lola: result : false
lola: markings : 70
lola: fired transitions : 138
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 55 LeafsetExtension-PT-S32C4-CTLFireability-13
lola: time limit : 213 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for LeafsetExtension-PT-S32C4-CTLFireability-13
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EXCL) for 55 LeafsetExtension-PT-S32C4-CTLFireability-13
lola: time limit : 227 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for LeafsetExtension-PT-S32C4-CTLFireability-13
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 52 LeafsetExtension-PT-S32C4-CTLFireability-12
lola: time limit : 243 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 5/243 3/32 LeafsetExtension-PT-S32C4-CTLFireability-12 376175 m, 75235 m/sec, 1188133 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 10/243 5/32 LeafsetExtension-PT-S32C4-CTLFireability-12 717343 m, 68233 m/sec, 2358463 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 15/243 7/32 LeafsetExtension-PT-S32C4-CTLFireability-12 1070520 m, 70635 m/sec, 3617232 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 20/243 10/32 LeafsetExtension-PT-S32C4-CTLFireability-12 1416644 m, 69224 m/sec, 4836075 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 25/243 12/32 LeafsetExtension-PT-S32C4-CTLFireability-12 1757207 m, 68112 m/sec, 6116839 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 30/243 14/32 LeafsetExtension-PT-S32C4-CTLFireability-12 2110799 m, 70718 m/sec, 7382455 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 35/243 16/32 LeafsetExtension-PT-S32C4-CTLFireability-12 2452426 m, 68325 m/sec, 8620102 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 40/243 18/32 LeafsetExtension-PT-S32C4-CTLFireability-12 2760659 m, 61646 m/sec, 9766321 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 45/243 20/32 LeafsetExtension-PT-S32C4-CTLFireability-12 3048486 m, 57565 m/sec, 10849732 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 50/243 22/32 LeafsetExtension-PT-S32C4-CTLFireability-12 3370805 m, 64463 m/sec, 11911033 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 55/243 23/32 LeafsetExtension-PT-S32C4-CTLFireability-12 3664505 m, 58740 m/sec, 12991664 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 60/243 25/32 LeafsetExtension-PT-S32C4-CTLFireability-12 3909796 m, 49058 m/sec, 14021125 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 65/243 26/32 LeafsetExtension-PT-S32C4-CTLFireability-12 4163691 m, 50779 m/sec, 15053820 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 70/243 28/32 LeafsetExtension-PT-S32C4-CTLFireability-12 4420542 m, 51370 m/sec, 16065188 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 75/243 30/32 LeafsetExtension-PT-S32C4-CTLFireability-12 4697182 m, 55328 m/sec, 17122049 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 80/243 32/32 LeafsetExtension-PT-S32C4-CTLFireability-12 5108770 m, 82317 m/sec, 18286080 t fired, .

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 53 (type EXCL) for LeafsetExtension-PT-S32C4-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 47 (type EXCL) for 46 LeafsetExtension-PT-S32C4-CTLFireability-10
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for LeafsetExtension-PT-S32C4-CTLFireability-10
lola: result : true
lola: markings : 178395
lola: fired transitions : 554787
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 33 (type EXCL) for 32 LeafsetExtension-PT-S32C4-CTLFireability-08
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for LeafsetExtension-PT-S32C4-CTLFireability-08
lola: result : true
lola: markings : 548
lola: fired transitions : 646
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 26 LeafsetExtension-PT-S32C4-CTLFireability-06
lola: time limit : 302 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 3/302 2/32 LeafsetExtension-PT-S32C4-CTLFireability-06 239259 m, 47851 m/sec, 760310 t fired, .

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 8/302 4/32 LeafsetExtension-PT-S32C4-CTLFireability-06 681643 m, 88476 m/sec, 2039406 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 13/302 7/32 LeafsetExtension-PT-S32C4-CTLFireability-06 1118771 m, 87425 m/sec, 3333911 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 18/302 10/32 LeafsetExtension-PT-S32C4-CTLFireability-06 1548701 m, 85986 m/sec, 4615024 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 23/302 12/32 LeafsetExtension-PT-S32C4-CTLFireability-06 1966779 m, 83615 m/sec, 5902387 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 28/302 14/32 LeafsetExtension-PT-S32C4-CTLFireability-06 2328548 m, 72353 m/sec, 7046600 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 33/302 16/32 LeafsetExtension-PT-S32C4-CTLFireability-06 2649704 m, 64231 m/sec, 8182743 t fired, .

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 38/302 18/32 LeafsetExtension-PT-S32C4-CTLFireability-06 2934058 m, 56870 m/sec, 9338873 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 43/302 20/32 LeafsetExtension-PT-S32C4-CTLFireability-06 3320017 m, 77191 m/sec, 10463235 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 48/302 22/32 LeafsetExtension-PT-S32C4-CTLFireability-06 3679997 m, 71996 m/sec, 11613298 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 53/302 23/32 LeafsetExtension-PT-S32C4-CTLFireability-06 3969293 m, 57859 m/sec, 12781271 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 58/302 25/32 LeafsetExtension-PT-S32C4-CTLFireability-06 4277804 m, 61702 m/sec, 13857526 t fired, .

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 63/302 27/32 LeafsetExtension-PT-S32C4-CTLFireability-06 4561308 m, 56700 m/sec, 14996035 t fired, .

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 68/302 29/32 LeafsetExtension-PT-S32C4-CTLFireability-06 4861017 m, 59941 m/sec, 16105332 t fired, .

Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 73/302 30/32 LeafsetExtension-PT-S32C4-CTLFireability-06 5150893 m, 57975 m/sec, 17290788 t fired, .

Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 27 (type EXCL) for LeafsetExtension-PT-S32C4-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 24 (type EXCL) for 23 LeafsetExtension-PT-S32C4-CTLFireability-05
lola: time limit : 324 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 5/324 3/32 LeafsetExtension-PT-S32C4-CTLFireability-05 312344 m, 62468 m/sec, 1288553 t fired, .

Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 10/324 4/32 LeafsetExtension-PT-S32C4-CTLFireability-05 600891 m, 57709 m/sec, 2564126 t fired, .

Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 15/324 6/32 LeafsetExtension-PT-S32C4-CTLFireability-05 879793 m, 55780 m/sec, 3821611 t fired, .

Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 20/324 8/32 LeafsetExtension-PT-S32C4-CTLFireability-05 1159960 m, 56033 m/sec, 5086485 t fired, .

Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 25/324 10/32 LeafsetExtension-PT-S32C4-CTLFireability-05 1450822 m, 58172 m/sec, 6394892 t fired, .

Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 30/324 12/32 LeafsetExtension-PT-S32C4-CTLFireability-05 1733010 m, 56437 m/sec, 7735261 t fired, .

Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 35/324 14/32 LeafsetExtension-PT-S32C4-CTLFireability-05 2039046 m, 61207 m/sec, 9078086 t fired, .

Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 40/324 16/32 LeafsetExtension-PT-S32C4-CTLFireability-05 2305576 m, 53306 m/sec, 10410956 t fired, .

Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 45/324 17/32 LeafsetExtension-PT-S32C4-CTLFireability-05 2570162 m, 52917 m/sec, 11671297 t fired, .

Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 50/324 19/32 LeafsetExtension-PT-S32C4-CTLFireability-05 2805566 m, 47080 m/sec, 12759565 t fired, .

Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 55/324 20/32 LeafsetExtension-PT-S32C4-CTLFireability-05 3029847 m, 44856 m/sec, 13811601 t fired, .

Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 60/324 21/32 LeafsetExtension-PT-S32C4-CTLFireability-05 3270116 m, 48053 m/sec, 14869459 t fired, .

Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 65/324 23/32 LeafsetExtension-PT-S32C4-CTLFireability-05 3525192 m, 51015 m/sec, 15967681 t fired, .

Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 70/324 24/32 LeafsetExtension-PT-S32C4-CTLFireability-05 3754713 m, 45904 m/sec, 17097027 t fired, .

Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 75/324 25/32 LeafsetExtension-PT-S32C4-CTLFireability-05 3975895 m, 44236 m/sec, 18211009 t fired, .

Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 80/324 27/32 LeafsetExtension-PT-S32C4-CTLFireability-05 4195819 m, 43984 m/sec, 19324154 t fired, .

Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 85/324 28/32 LeafsetExtension-PT-S32C4-CTLFireability-05 4416683 m, 44172 m/sec, 20410017 t fired, .

Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 90/324 30/32 LeafsetExtension-PT-S32C4-CTLFireability-05 4630573 m, 42778 m/sec, 21497204 t fired, .

Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 95/324 31/32 LeafsetExtension-PT-S32C4-CTLFireability-05 4978183 m, 69522 m/sec, 22795469 t fired, .

Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 24 (type EXCL) for LeafsetExtension-PT-S32C4-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 21 (type EXCL) for 20 LeafsetExtension-PT-S32C4-CTLFireability-04
lola: time limit : 349 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 5/349 3/32 LeafsetExtension-PT-S32C4-CTLFireability-04 405479 m, 81095 m/sec, 1240909 t fired, .

Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 10/349 5/32 LeafsetExtension-PT-S32C4-CTLFireability-04 823971 m, 83698 m/sec, 2431371 t fired, .

Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 15/349 8/32 LeafsetExtension-PT-S32C4-CTLFireability-04 1238782 m, 82962 m/sec, 3630815 t fired, .

Time elapsed: 471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 20/349 10/32 LeafsetExtension-PT-S32C4-CTLFireability-04 1657868 m, 83817 m/sec, 4853628 t fired, .

Time elapsed: 476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 25/349 13/32 LeafsetExtension-PT-S32C4-CTLFireability-04 2074519 m, 83330 m/sec, 6083642 t fired, .

Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 30/349 15/32 LeafsetExtension-PT-S32C4-CTLFireability-04 2455100 m, 76116 m/sec, 7264176 t fired, .

Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 35/349 17/32 LeafsetExtension-PT-S32C4-CTLFireability-04 2785131 m, 66006 m/sec, 8409811 t fired, .

Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 40/349 19/32 LeafsetExtension-PT-S32C4-CTLFireability-04 3083552 m, 59684 m/sec, 9581740 t fired, .

Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 45/349 21/32 LeafsetExtension-PT-S32C4-CTLFireability-04 3437360 m, 70761 m/sec, 10707870 t fired, .

Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 50/349 23/32 LeafsetExtension-PT-S32C4-CTLFireability-04 3809421 m, 74412 m/sec, 11799308 t fired, .

Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 55/349 24/32 LeafsetExtension-PT-S32C4-CTLFireability-04 4085033 m, 55122 m/sec, 12967955 t fired, .

Time elapsed: 511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 60/349 26/32 LeafsetExtension-PT-S32C4-CTLFireability-04 4415478 m, 66089 m/sec, 14093446 t fired, .

Time elapsed: 516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 65/349 28/32 LeafsetExtension-PT-S32C4-CTLFireability-04 4697763 m, 56457 m/sec, 15249321 t fired, .

Time elapsed: 521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 70/349 30/32 LeafsetExtension-PT-S32C4-CTLFireability-04 5012418 m, 62931 m/sec, 16387368 t fired, .

Time elapsed: 526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 75/349 31/32 LeafsetExtension-PT-S32C4-CTLFireability-04 5314183 m, 60353 m/sec, 17584381 t fired, .

Time elapsed: 531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 21 (type EXCL) for LeafsetExtension-PT-S32C4-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 1 (type EXCL) for 0 LeafsetExtension-PT-S32C4-CTLFireability-00
lola: time limit : 383 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/383 3/32 LeafsetExtension-PT-S32C4-CTLFireability-00 402895 m, 80579 m/sec, 1266899 t fired, .

Time elapsed: 541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/383 5/32 LeafsetExtension-PT-S32C4-CTLFireability-00 762663 m, 71953 m/sec, 2500994 t fired, .

Time elapsed: 546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/383 8/32 LeafsetExtension-PT-S32C4-CTLFireability-00 1112574 m, 69982 m/sec, 3749274 t fired, .

Time elapsed: 551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/383 10/32 LeafsetExtension-PT-S32C4-CTLFireability-00 1473492 m, 72183 m/sec, 5009888 t fired, .

Time elapsed: 556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/383 12/32 LeafsetExtension-PT-S32C4-CTLFireability-00 1827045 m, 70710 m/sec, 6331457 t fired, .

Time elapsed: 561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/383 15/32 LeafsetExtension-PT-S32C4-CTLFireability-00 2183080 m, 71207 m/sec, 7628850 t fired, .

Time elapsed: 566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/383 17/32 LeafsetExtension-PT-S32C4-CTLFireability-00 2525125 m, 68409 m/sec, 8864765 t fired, .

Time elapsed: 571 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/383 19/32 LeafsetExtension-PT-S32C4-CTLFireability-00 2827201 m, 60415 m/sec, 9979504 t fired, .

Time elapsed: 576 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/383 20/32 LeafsetExtension-PT-S32C4-CTLFireability-00 3125681 m, 59696 m/sec, 11057425 t fired, .

Time elapsed: 581 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/383 22/32 LeafsetExtension-PT-S32C4-CTLFireability-00 3463935 m, 67650 m/sec, 12161108 t fired, .

Time elapsed: 586 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/383 24/32 LeafsetExtension-PT-S32C4-CTLFireability-00 3749390 m, 57091 m/sec, 13258580 t fired, .

Time elapsed: 591 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/383 25/32 LeafsetExtension-PT-S32C4-CTLFireability-00 4020820 m, 54286 m/sec, 14355601 t fired, .

Time elapsed: 596 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/383 27/32 LeafsetExtension-PT-S32C4-CTLFireability-00 4305227 m, 56881 m/sec, 15468620 t fired, .

Time elapsed: 601 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/383 29/32 LeafsetExtension-PT-S32C4-CTLFireability-00 4575074 m, 53969 m/sec, 16560851 t fired, .

Time elapsed: 606 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/383 31/32 LeafsetExtension-PT-S32C4-CTLFireability-00 4918837 m, 68752 m/sec, 17714712 t fired, .

Time elapsed: 611 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/383 32/32 LeafsetExtension-PT-S32C4-CTLFireability-00 5214027 m, 59038 m/sec, 18851437 t fired, .

Time elapsed: 616 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 1 (type EXCL) for LeafsetExtension-PT-S32C4-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-11: F 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 621 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 18 (type EXCL) for 17 LeafsetExtension-PT-S32C4-CTLFireability-03
lola: time limit : 425 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for LeafsetExtension-PT-S32C4-CTLFireability-03
lola: result : false
lola: markings : 20
lola: fired transitions : 19
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 75 (type EXCL) for 49 LeafsetExtension-PT-S32C4-CTLFireability-11
lola: time limit : 496 sec
lola: memory limit: 32 pages
lola: FINISHED task # 75 (type EXCL) for LeafsetExtension-PT-S32C4-CTLFireability-11
lola: result : true
lola: markings : 15
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 35 LeafsetExtension-PT-S32C4-CTLFireability-09
lola: time limit : 595 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for LeafsetExtension-PT-S32C4-CTLFireability-09
lola: result : false
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 15 (type EXCL) for 14 LeafsetExtension-PT-S32C4-CTLFireability-02
lola: time limit : 1489 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for LeafsetExtension-PT-S32C4-CTLFireability-02
lola: result : true
lola: markings : 21
lola: fired transitions : 83
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 LeafsetExtension-PT-S32C4-CTLFireability-07
lola: time limit : 2979 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 5/2979 2/32 LeafsetExtension-PT-S32C4-CTLFireability-07 207200 m, 41440 m/sec, 1801571 t fired, .

Time elapsed: 626 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 10/2979 3/32 LeafsetExtension-PT-S32C4-CTLFireability-07 388933 m, 36346 m/sec, 3552732 t fired, .

Time elapsed: 631 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 15/2979 4/32 LeafsetExtension-PT-S32C4-CTLFireability-07 587427 m, 39698 m/sec, 5304928 t fired, .

Time elapsed: 636 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 20/2979 5/32 LeafsetExtension-PT-S32C4-CTLFireability-07 786257 m, 39766 m/sec, 7110817 t fired, .

Time elapsed: 641 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 25/2979 6/32 LeafsetExtension-PT-S32C4-CTLFireability-07 955738 m, 33896 m/sec, 8737560 t fired, .

Time elapsed: 646 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 30/2979 7/32 LeafsetExtension-PT-S32C4-CTLFireability-07 1113996 m, 31651 m/sec, 10393504 t fired, .

Time elapsed: 651 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 35/2979 8/32 LeafsetExtension-PT-S32C4-CTLFireability-07 1306573 m, 38515 m/sec, 12018916 t fired, .

Time elapsed: 656 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 40/2979 9/32 LeafsetExtension-PT-S32C4-CTLFireability-07 1494453 m, 37576 m/sec, 13691098 t fired, .

Time elapsed: 661 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 45/2979 10/32 LeafsetExtension-PT-S32C4-CTLFireability-07 1667525 m, 34614 m/sec, 15258153 t fired, .

Time elapsed: 666 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 50/2979 11/32 LeafsetExtension-PT-S32C4-CTLFireability-07 1837837 m, 34062 m/sec, 16824096 t fired, .

Time elapsed: 671 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 55/2979 12/32 LeafsetExtension-PT-S32C4-CTLFireability-07 2026755 m, 37783 m/sec, 18478848 t fired, .

Time elapsed: 676 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 60/2979 13/32 LeafsetExtension-PT-S32C4-CTLFireability-07 2204549 m, 35558 m/sec, 20067729 t fired, .

Time elapsed: 681 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 65/2979 14/32 LeafsetExtension-PT-S32C4-CTLFireability-07 2370301 m, 33150 m/sec, 21619581 t fired, .

Time elapsed: 686 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 70/2979 15/32 LeafsetExtension-PT-S32C4-CTLFireability-07 2553913 m, 36722 m/sec, 23279029 t fired, .

Time elapsed: 691 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 75/2979 16/32 LeafsetExtension-PT-S32C4-CTLFireability-07 2716724 m, 32562 m/sec, 24834475 t fired, .

Time elapsed: 696 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 80/2979 17/32 LeafsetExtension-PT-S32C4-CTLFireability-07 2896516 m, 35958 m/sec, 26479383 t fired, .

Time elapsed: 701 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 85/2979 18/32 LeafsetExtension-PT-S32C4-CTLFireability-07 3060212 m, 32739 m/sec, 28032924 t fired, .

Time elapsed: 706 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 90/2979 19/32 LeafsetExtension-PT-S32C4-CTLFireability-07 3235434 m, 35044 m/sec, 29659168 t fired, .

Time elapsed: 711 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 95/2979 19/32 LeafsetExtension-PT-S32C4-CTLFireability-07 3381477 m, 29208 m/sec, 31194547 t fired, .

Time elapsed: 716 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 100/2979 20/32 LeafsetExtension-PT-S32C4-CTLFireability-07 3565766 m, 36857 m/sec, 32835521 t fired, .

Time elapsed: 721 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 105/2979 21/32 LeafsetExtension-PT-S32C4-CTLFireability-07 3735728 m, 33992 m/sec, 34436725 t fired, .

Time elapsed: 726 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 110/2979 22/32 LeafsetExtension-PT-S32C4-CTLFireability-07 3928331 m, 38520 m/sec, 36067183 t fired, .

Time elapsed: 731 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 115/2979 23/32 LeafsetExtension-PT-S32C4-CTLFireability-07 4098322 m, 33998 m/sec, 37625310 t fired, .

Time elapsed: 736 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 120/2979 24/32 LeafsetExtension-PT-S32C4-CTLFireability-07 4277015 m, 35738 m/sec, 39218442 t fired, .

Time elapsed: 741 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 125/2979 25/32 LeafsetExtension-PT-S32C4-CTLFireability-07 4440052 m, 32607 m/sec, 40840466 t fired, .

Time elapsed: 746 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 130/2979 26/32 LeafsetExtension-PT-S32C4-CTLFireability-07 4632785 m, 38546 m/sec, 42468856 t fired, .

Time elapsed: 751 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 135/2979 27/32 LeafsetExtension-PT-S32C4-CTLFireability-07 4801078 m, 33658 m/sec, 44084694 t fired, .

Time elapsed: 756 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 140/2979 28/32 LeafsetExtension-PT-S32C4-CTLFireability-07 4997201 m, 39224 m/sec, 45782358 t fired, .

Time elapsed: 761 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 145/2979 29/32 LeafsetExtension-PT-S32C4-CTLFireability-07 5174103 m, 35380 m/sec, 47456124 t fired, .

Time elapsed: 766 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 150/2979 30/32 LeafsetExtension-PT-S32C4-CTLFireability-07 5364055 m, 37990 m/sec, 49111717 t fired, .

Time elapsed: 771 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 155/2979 31/32 LeafsetExtension-PT-S32C4-CTLFireability-07 5539270 m, 35043 m/sec, 50729581 t fired, .

Time elapsed: 776 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 160/2979 32/32 LeafsetExtension-PT-S32C4-CTLFireability-07 5722120 m, 36570 m/sec, 52339181 t fired, .

Time elapsed: 781 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 30 (type EXCL) for LeafsetExtension-PT-S32C4-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ 0 0 0 0 5 0 1 3
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 786 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C4-CTLFireability-00: CTL unknown AGGR
LeafsetExtension-PT-S32C4-CTLFireability-01: DISJ unknown DISJ
LeafsetExtension-PT-S32C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-03: AGEF false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-04: CTL unknown AGGR
LeafsetExtension-PT-S32C4-CTLFireability-05: CTL unknown AGGR
LeafsetExtension-PT-S32C4-CTLFireability-06: CTL unknown AGGR
LeafsetExtension-PT-S32C4-CTLFireability-07: CTL unknown AGGR
LeafsetExtension-PT-S32C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-09: CONJ false tscc_search
LeafsetExtension-PT-S32C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C4-CTLFireability-11: F false state space / EG
LeafsetExtension-PT-S32C4-CTLFireability-12: CTL unknown AGGR
LeafsetExtension-PT-S32C4-CTLFireability-13: DISJ false DISJ
LeafsetExtension-PT-S32C4-CTLFireability-15: CTL unknown AGGR


Time elapsed: 786 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LeafsetExtension-PT-S32C4"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is LeafsetExtension-PT-S32C4, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416200514"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/LeafsetExtension-PT-S32C4.tgz
mv LeafsetExtension-PT-S32C4 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;