Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416200506.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is LeafsetExtension-PT-S32C3, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416200506
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.8M
-rw-r--r-- 1 mcc users 8.1K Feb 25 16:53 CTLCardinality.txt
-rw-r--r-- 1 mcc users 52K Feb 25 16:53 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.6K Feb 25 16:52 CTLFireability.txt
-rw-r--r-- 1 mcc users 33K Feb 25 16:52 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.0K Feb 25 16:21 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:21 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:21 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:21 LTLFireability.xml
-rw-r--r-- 1 mcc users 18K Feb 25 16:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 107K Feb 25 16:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 16K Feb 25 16:53 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 75K Feb 25 16:53 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 16:21 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.3K Feb 25 16:21 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 3.4M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME LeafsetExtension-PT-S32C3-CTLFireability-00
FORMULA_NAME LeafsetExtension-PT-S32C3-CTLFireability-01
FORMULA_NAME LeafsetExtension-PT-S32C3-CTLFireability-02
FORMULA_NAME LeafsetExtension-PT-S32C3-CTLFireability-03
FORMULA_NAME LeafsetExtension-PT-S32C3-CTLFireability-04
FORMULA_NAME LeafsetExtension-PT-S32C3-CTLFireability-05
FORMULA_NAME LeafsetExtension-PT-S32C3-CTLFireability-06
FORMULA_NAME LeafsetExtension-PT-S32C3-CTLFireability-07
FORMULA_NAME LeafsetExtension-PT-S32C3-CTLFireability-08
FORMULA_NAME LeafsetExtension-PT-S32C3-CTLFireability-09
FORMULA_NAME LeafsetExtension-PT-S32C3-CTLFireability-10
FORMULA_NAME LeafsetExtension-PT-S32C3-CTLFireability-11
FORMULA_NAME LeafsetExtension-PT-S32C3-CTLFireability-12
FORMULA_NAME LeafsetExtension-PT-S32C3-CTLFireability-13
FORMULA_NAME LeafsetExtension-PT-S32C3-CTLFireability-14
FORMULA_NAME LeafsetExtension-PT-S32C3-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679460091968

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LeafsetExtension-PT-S32C3
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 04:41:33] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 04:41:33] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 04:41:33] [INFO ] Load time of PNML (sax parser for PT used): 202 ms
[2023-03-22 04:41:33] [INFO ] Transformed 5622 places.
[2023-03-22 04:41:33] [INFO ] Transformed 5449 transitions.
[2023-03-22 04:41:33] [INFO ] Parsed PT model containing 5622 places and 5449 transitions and 17500 arcs in 293 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 94 out of 5622 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 5622/5622 places, 5449/5449 transitions.
Reduce places removed 1093 places and 0 transitions.
Iterating post reduction 0 with 1093 rules applied. Total rules applied 1093 place count 4529 transition count 5449
Discarding 1035 places :
Symmetric choice reduction at 1 with 1035 rule applications. Total rules 2128 place count 3494 transition count 4414
Iterating global reduction 1 with 1035 rules applied. Total rules applied 3163 place count 3494 transition count 4414
Discarding 955 places :
Symmetric choice reduction at 1 with 955 rule applications. Total rules 4118 place count 2539 transition count 3459
Iterating global reduction 1 with 955 rules applied. Total rules applied 5073 place count 2539 transition count 3459
Discarding 941 places :
Symmetric choice reduction at 1 with 941 rule applications. Total rules 6014 place count 1598 transition count 2518
Iterating global reduction 1 with 941 rules applied. Total rules applied 6955 place count 1598 transition count 2518
Discarding 33 places :
Implicit places reduction removed 33 places
Iterating post reduction 1 with 33 rules applied. Total rules applied 6988 place count 1565 transition count 2518
Discarding 31 places :
Symmetric choice reduction at 2 with 31 rule applications. Total rules 7019 place count 1534 transition count 2487
Iterating global reduction 2 with 31 rules applied. Total rules applied 7050 place count 1534 transition count 2487
Discarding 31 places :
Symmetric choice reduction at 2 with 31 rule applications. Total rules 7081 place count 1503 transition count 2456
Iterating global reduction 2 with 31 rules applied. Total rules applied 7112 place count 1503 transition count 2456
Discarding 31 places :
Symmetric choice reduction at 2 with 31 rule applications. Total rules 7143 place count 1472 transition count 2425
Iterating global reduction 2 with 31 rules applied. Total rules applied 7174 place count 1472 transition count 2425
Discarding 31 places :
Symmetric choice reduction at 2 with 31 rule applications. Total rules 7205 place count 1441 transition count 2394
Iterating global reduction 2 with 31 rules applied. Total rules applied 7236 place count 1441 transition count 2394
Discarding 460 places :
Symmetric choice reduction at 2 with 460 rule applications. Total rules 7696 place count 981 transition count 1934
Iterating global reduction 2 with 460 rules applied. Total rules applied 8156 place count 981 transition count 1934
Applied a total of 8156 rules in 1635 ms. Remains 981 /5622 variables (removed 4641) and now considering 1934/5449 (removed 3515) transitions.
[2023-03-22 04:41:35] [INFO ] Flow matrix only has 1476 transitions (discarded 458 similar events)
// Phase 1: matrix 1476 rows 981 cols
[2023-03-22 04:41:35] [INFO ] Computed 69 place invariants in 51 ms
[2023-03-22 04:41:36] [INFO ] Implicit Places using invariants in 906 ms returned [4, 49, 93, 115, 122, 155, 183, 209, 213, 284, 337, 359, 411, 447, 490, 522, 525, 530, 556, 605, 637, 667, 697, 722, 750, 755, 775, 802, 824, 830, 858, 886, 912, 940]
Discarding 34 places :
Implicit Place search using SMT only with invariants took 934 ms to find 34 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 947/5622 places, 1934/5449 transitions.
Discarding 395 places :
Symmetric choice reduction at 0 with 395 rule applications. Total rules 395 place count 552 transition count 1539
Iterating global reduction 0 with 395 rules applied. Total rules applied 790 place count 552 transition count 1539
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 797 place count 545 transition count 1532
Iterating global reduction 0 with 7 rules applied. Total rules applied 804 place count 545 transition count 1532
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 811 place count 538 transition count 1525
Iterating global reduction 0 with 7 rules applied. Total rules applied 818 place count 538 transition count 1525
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 825 place count 531 transition count 1518
Iterating global reduction 0 with 7 rules applied. Total rules applied 832 place count 531 transition count 1518
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 862 place count 501 transition count 1488
Iterating global reduction 0 with 30 rules applied. Total rules applied 892 place count 501 transition count 1488
Applied a total of 892 rules in 115 ms. Remains 501 /947 variables (removed 446) and now considering 1488/1934 (removed 446) transitions.
[2023-03-22 04:41:36] [INFO ] Flow matrix only has 904 transitions (discarded 584 similar events)
// Phase 1: matrix 904 rows 501 cols
[2023-03-22 04:41:36] [INFO ] Computed 35 place invariants in 8 ms
[2023-03-22 04:41:36] [INFO ] Implicit Places using invariants in 179 ms returned []
[2023-03-22 04:41:36] [INFO ] Flow matrix only has 904 transitions (discarded 584 similar events)
[2023-03-22 04:41:36] [INFO ] Invariant cache hit.
[2023-03-22 04:41:37] [INFO ] Implicit Places using invariants and state equation in 823 ms returned []
Implicit Place search using SMT with State Equation took 1004 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 501/5622 places, 1488/5449 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 3690 ms. Remains : 501/5622 places, 1488/5449 transitions.
Support contains 94 out of 501 places after structural reductions.
[2023-03-22 04:41:37] [INFO ] Flatten gal took : 104 ms
[2023-03-22 04:41:37] [INFO ] Flatten gal took : 65 ms
[2023-03-22 04:41:37] [INFO ] Input system was already deterministic with 1488 transitions.
Support contains 88 out of 501 places (down from 94) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 378 resets, run finished after 452 ms. (steps per millisecond=22 ) properties (out of 52) seen :43
Incomplete Best-First random walk after 10001 steps, including 33 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 9) seen :1
Incomplete Best-First random walk after 10001 steps, including 37 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 8) seen :1
Incomplete Best-First random walk after 10001 steps, including 19 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 7) seen :1
Incomplete Best-First random walk after 10001 steps, including 37 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 6) seen :2
Incomplete Best-First random walk after 10001 steps, including 33 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 33 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 4) seen :0
Running SMT prover for 4 properties.
[2023-03-22 04:41:38] [INFO ] Flow matrix only has 904 transitions (discarded 584 similar events)
[2023-03-22 04:41:38] [INFO ] Invariant cache hit.
[2023-03-22 04:41:38] [INFO ] [Real]Absence check using 0 positive and 35 generalized place invariants in 9 ms returned sat
[2023-03-22 04:41:38] [INFO ] After 288ms SMT Verify possible using state equation in real domain returned unsat :0 sat :4
[2023-03-22 04:41:39] [INFO ] After 494ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :4
Attempting to minimize the solution found.
Minimization took 128 ms.
[2023-03-22 04:41:39] [INFO ] After 772ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :4
Parikh walk visited 0 properties in 8 ms.
Support contains 15 out of 501 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 501/501 places, 1488/1488 transitions.
Graph (complete) has 1546 edges and 501 vertex of which 180 are kept as prefixes of interest. Removing 321 places using SCC suffix rule.3 ms
Discarding 321 places :
Also discarding 201 output transitions
Drop transitions removed 201 transitions
Drop transitions removed 100 transitions
Reduce isomorphic transitions removed 100 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 106 rules applied. Total rules applied 107 place count 180 transition count 1181
Reduce places removed 8 places and 0 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 9 rules applied. Total rules applied 116 place count 172 transition count 1180
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 117 place count 171 transition count 1180
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 11 Pre rules applied. Total rules applied 117 place count 171 transition count 1169
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 3 with 22 rules applied. Total rules applied 139 place count 160 transition count 1169
Discarding 14 places :
Symmetric choice reduction at 3 with 14 rule applications. Total rules 153 place count 146 transition count 1155
Iterating global reduction 3 with 14 rules applied. Total rules applied 167 place count 146 transition count 1155
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 170 place count 143 transition count 1152
Iterating global reduction 3 with 3 rules applied. Total rules applied 173 place count 143 transition count 1152
Performed 13 Post agglomeration using F-continuation condition.Transition count delta: 13
Deduced a syphon composed of 13 places in 0 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 3 with 26 rules applied. Total rules applied 199 place count 130 transition count 1139
Free-agglomeration rule (complex) applied 26 times.
Iterating global reduction 3 with 26 rules applied. Total rules applied 225 place count 130 transition count 1113
Reduce places removed 26 places and 0 transitions.
Iterating post reduction 3 with 26 rules applied. Total rules applied 251 place count 104 transition count 1113
Partial Free-agglomeration rule applied 5 times.
Drop transitions removed 5 transitions
Iterating global reduction 4 with 5 rules applied. Total rules applied 256 place count 104 transition count 1113
Applied a total of 256 rules in 147 ms. Remains 104 /501 variables (removed 397) and now considering 1113/1488 (removed 375) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 147 ms. Remains : 104/501 places, 1113/1488 transitions.
Incomplete random walk after 10000 steps, including 1148 resets, run finished after 196 ms. (steps per millisecond=51 ) properties (out of 4) seen :1
Incomplete Best-First random walk after 10001 steps, including 27 resets, run finished after 11 ms. (steps per millisecond=909 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 21 resets, run finished after 11 ms. (steps per millisecond=909 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 28 resets, run finished after 11 ms. (steps per millisecond=909 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
[2023-03-22 04:41:39] [INFO ] Flow matrix only has 190 transitions (discarded 923 similar events)
// Phase 1: matrix 190 rows 104 cols
[2023-03-22 04:41:39] [INFO ] Computed 7 place invariants in 2 ms
[2023-03-22 04:41:39] [INFO ] [Real]Absence check using 0 positive and 7 generalized place invariants in 1 ms returned sat
[2023-03-22 04:41:39] [INFO ] After 47ms SMT Verify possible using state equation in real domain returned unsat :0 sat :3
[2023-03-22 04:41:39] [INFO ] After 88ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 33 ms.
[2023-03-22 04:41:39] [INFO ] After 181ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 2 ms.
Support contains 10 out of 104 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 104/104 places, 1113/1113 transitions.
Graph (complete) has 369 edges and 104 vertex of which 86 are kept as prefixes of interest. Removing 18 places using SCC suffix rule.1 ms
Discarding 18 places :
Also discarding 10 output transitions
Drop transitions removed 10 transitions
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 0 with 6 rules applied. Total rules applied 7 place count 86 transition count 1097
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 8 place count 85 transition count 1096
Iterating global reduction 1 with 1 rules applied. Total rules applied 9 place count 85 transition count 1096
Applied a total of 9 rules in 31 ms. Remains 85 /104 variables (removed 19) and now considering 1096/1113 (removed 17) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 31 ms. Remains : 85/104 places, 1096/1113 transitions.
Incomplete random walk after 10000 steps, including 1261 resets, run finished after 95 ms. (steps per millisecond=105 ) properties (out of 3) seen :2
Finished Best-First random walk after 5628 steps, including 15 resets, run visited all 1 properties in 6 ms. (steps per millisecond=938 )
[2023-03-22 04:41:40] [INFO ] Flatten gal took : 55 ms
[2023-03-22 04:41:40] [INFO ] Flatten gal took : 44 ms
[2023-03-22 04:41:40] [INFO ] Input system was already deterministic with 1488 transitions.
Computed a total of 501 stabilizing places and 1488 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 501 transition count 1488
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Starting structural reductions in LTL mode, iteration 0 : 501/501 places, 1488/1488 transitions.
Discarding 48 places :
Symmetric choice reduction at 0 with 48 rule applications. Total rules 48 place count 453 transition count 1440
Iterating global reduction 0 with 48 rules applied. Total rules applied 96 place count 453 transition count 1440
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 137 place count 412 transition count 1399
Iterating global reduction 0 with 41 rules applied. Total rules applied 178 place count 412 transition count 1399
Discarding 6 places :
Implicit places reduction removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 184 place count 406 transition count 1399
Discarding 35 places :
Symmetric choice reduction at 1 with 35 rule applications. Total rules 219 place count 371 transition count 1364
Iterating global reduction 1 with 35 rules applied. Total rules applied 254 place count 371 transition count 1364
Discarding 15 places :
Implicit places reduction removed 15 places
Iterating post reduction 1 with 15 rules applied. Total rules applied 269 place count 356 transition count 1364
Discarding 35 places :
Symmetric choice reduction at 2 with 35 rule applications. Total rules 304 place count 321 transition count 1329
Iterating global reduction 2 with 35 rules applied. Total rules applied 339 place count 321 transition count 1329
Discarding 21 places :
Symmetric choice reduction at 2 with 21 rule applications. Total rules 360 place count 300 transition count 1308
Iterating global reduction 2 with 21 rules applied. Total rules applied 381 place count 300 transition count 1308
Discarding 21 places :
Symmetric choice reduction at 2 with 21 rule applications. Total rules 402 place count 279 transition count 1287
Iterating global reduction 2 with 21 rules applied. Total rules applied 423 place count 279 transition count 1287
Discarding 37 places :
Symmetric choice reduction at 2 with 37 rule applications. Total rules 460 place count 242 transition count 1250
Iterating global reduction 2 with 37 rules applied. Total rules applied 497 place count 242 transition count 1250
Discarding 78 places :
Symmetric choice reduction at 2 with 78 rule applications. Total rules 575 place count 164 transition count 1172
Iterating global reduction 2 with 78 rules applied. Total rules applied 653 place count 164 transition count 1172
Applied a total of 653 rules in 56 ms. Remains 164 /501 variables (removed 337) and now considering 1172/1488 (removed 316) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 56 ms. Remains : 164/501 places, 1172/1488 transitions.
[2023-03-22 04:41:40] [INFO ] Flatten gal took : 31 ms
[2023-03-22 04:41:40] [INFO ] Flatten gal took : 33 ms
[2023-03-22 04:41:40] [INFO ] Input system was already deterministic with 1172 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 501/501 places, 1488/1488 transitions.
Graph (complete) has 2665 edges and 501 vertex of which 500 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.4 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 70 transitions
Trivial Post-agglo rules discarded 70 transitions
Performed 70 trivial Post agglomeration. Transition count delta: 70
Iterating post reduction 0 with 70 rules applied. Total rules applied 71 place count 500 transition count 1417
Reduce places removed 70 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 72 rules applied. Total rules applied 143 place count 430 transition count 1415
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 145 place count 428 transition count 1415
Performed 26 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 26 Pre rules applied. Total rules applied 145 place count 428 transition count 1389
Deduced a syphon composed of 26 places in 1 ms
Reduce places removed 26 places and 0 transitions.
Iterating global reduction 3 with 52 rules applied. Total rules applied 197 place count 402 transition count 1389
Discarding 32 places :
Symmetric choice reduction at 3 with 32 rule applications. Total rules 229 place count 370 transition count 1357
Iterating global reduction 3 with 32 rules applied. Total rules applied 261 place count 370 transition count 1357
Discarding 15 places :
Symmetric choice reduction at 3 with 15 rule applications. Total rules 276 place count 355 transition count 1342
Iterating global reduction 3 with 15 rules applied. Total rules applied 291 place count 355 transition count 1342
Discarding 7 places :
Implicit places reduction removed 7 places
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 8 rules applied. Total rules applied 299 place count 348 transition count 1341
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 300 place count 347 transition count 1341
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 7 Pre rules applied. Total rules applied 300 place count 347 transition count 1334
Deduced a syphon composed of 7 places in 1 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 5 with 14 rules applied. Total rules applied 314 place count 340 transition count 1334
Discarding 6 places :
Symmetric choice reduction at 5 with 6 rule applications. Total rules 320 place count 334 transition count 1328
Iterating global reduction 5 with 6 rules applied. Total rules applied 326 place count 334 transition count 1328
Discarding 6 places :
Symmetric choice reduction at 5 with 6 rule applications. Total rules 332 place count 328 transition count 1322
Iterating global reduction 5 with 6 rules applied. Total rules applied 338 place count 328 transition count 1322
Discarding 13 places :
Symmetric choice reduction at 5 with 13 rule applications. Total rules 351 place count 315 transition count 1309
Iterating global reduction 5 with 13 rules applied. Total rules applied 364 place count 315 transition count 1309
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 1 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 5 with 120 rules applied. Total rules applied 484 place count 255 transition count 1249
Discarding 24 places :
Symmetric choice reduction at 5 with 24 rule applications. Total rules 508 place count 231 transition count 1225
Iterating global reduction 5 with 24 rules applied. Total rules applied 532 place count 231 transition count 1225
Applied a total of 532 rules in 145 ms. Remains 231 /501 variables (removed 270) and now considering 1225/1488 (removed 263) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 145 ms. Remains : 231/501 places, 1225/1488 transitions.
[2023-03-22 04:41:40] [INFO ] Flatten gal took : 30 ms
[2023-03-22 04:41:40] [INFO ] Flatten gal took : 31 ms
[2023-03-22 04:41:40] [INFO ] Input system was already deterministic with 1225 transitions.
Starting structural reductions in LTL mode, iteration 0 : 501/501 places, 1488/1488 transitions.
Discarding 52 places :
Symmetric choice reduction at 0 with 52 rule applications. Total rules 52 place count 449 transition count 1436
Iterating global reduction 0 with 52 rules applied. Total rules applied 104 place count 449 transition count 1436
Discarding 44 places :
Symmetric choice reduction at 0 with 44 rule applications. Total rules 148 place count 405 transition count 1392
Iterating global reduction 0 with 44 rules applied. Total rules applied 192 place count 405 transition count 1392
Discarding 8 places :
Implicit places reduction removed 8 places
Iterating post reduction 0 with 8 rules applied. Total rules applied 200 place count 397 transition count 1392
Discarding 41 places :
Symmetric choice reduction at 1 with 41 rule applications. Total rules 241 place count 356 transition count 1351
Iterating global reduction 1 with 41 rules applied. Total rules applied 282 place count 356 transition count 1351
Discarding 16 places :
Implicit places reduction removed 16 places
Iterating post reduction 1 with 16 rules applied. Total rules applied 298 place count 340 transition count 1351
Discarding 39 places :
Symmetric choice reduction at 2 with 39 rule applications. Total rules 337 place count 301 transition count 1312
Iterating global reduction 2 with 39 rules applied. Total rules applied 376 place count 301 transition count 1312
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 400 place count 277 transition count 1288
Iterating global reduction 2 with 24 rules applied. Total rules applied 424 place count 277 transition count 1288
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 448 place count 253 transition count 1264
Iterating global reduction 2 with 24 rules applied. Total rules applied 472 place count 253 transition count 1264
Discarding 42 places :
Symmetric choice reduction at 2 with 42 rule applications. Total rules 514 place count 211 transition count 1222
Iterating global reduction 2 with 42 rules applied. Total rules applied 556 place count 211 transition count 1222
Discarding 75 places :
Symmetric choice reduction at 2 with 75 rule applications. Total rules 631 place count 136 transition count 1147
Iterating global reduction 2 with 75 rules applied. Total rules applied 706 place count 136 transition count 1147
Applied a total of 706 rules in 52 ms. Remains 136 /501 variables (removed 365) and now considering 1147/1488 (removed 341) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 52 ms. Remains : 136/501 places, 1147/1488 transitions.
[2023-03-22 04:41:40] [INFO ] Flatten gal took : 24 ms
[2023-03-22 04:41:40] [INFO ] Flatten gal took : 26 ms
[2023-03-22 04:41:40] [INFO ] Input system was already deterministic with 1147 transitions.
Starting structural reductions in LTL mode, iteration 0 : 501/501 places, 1488/1488 transitions.
Discarding 48 places :
Symmetric choice reduction at 0 with 48 rule applications. Total rules 48 place count 453 transition count 1440
Iterating global reduction 0 with 48 rules applied. Total rules applied 96 place count 453 transition count 1440
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 137 place count 412 transition count 1399
Iterating global reduction 0 with 41 rules applied. Total rules applied 178 place count 412 transition count 1399
Discarding 6 places :
Implicit places reduction removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 184 place count 406 transition count 1399
Discarding 36 places :
Symmetric choice reduction at 1 with 36 rule applications. Total rules 220 place count 370 transition count 1363
Iterating global reduction 1 with 36 rules applied. Total rules applied 256 place count 370 transition count 1363
Discarding 15 places :
Implicit places reduction removed 15 places
Iterating post reduction 1 with 15 rules applied. Total rules applied 271 place count 355 transition count 1363
Discarding 37 places :
Symmetric choice reduction at 2 with 37 rule applications. Total rules 308 place count 318 transition count 1326
Iterating global reduction 2 with 37 rules applied. Total rules applied 345 place count 318 transition count 1326
Discarding 21 places :
Symmetric choice reduction at 2 with 21 rule applications. Total rules 366 place count 297 transition count 1305
Iterating global reduction 2 with 21 rules applied. Total rules applied 387 place count 297 transition count 1305
Discarding 21 places :
Symmetric choice reduction at 2 with 21 rule applications. Total rules 408 place count 276 transition count 1284
Iterating global reduction 2 with 21 rules applied. Total rules applied 429 place count 276 transition count 1284
Discarding 37 places :
Symmetric choice reduction at 2 with 37 rule applications. Total rules 466 place count 239 transition count 1247
Iterating global reduction 2 with 37 rules applied. Total rules applied 503 place count 239 transition count 1247
Discarding 73 places :
Symmetric choice reduction at 2 with 73 rule applications. Total rules 576 place count 166 transition count 1174
Iterating global reduction 2 with 73 rules applied. Total rules applied 649 place count 166 transition count 1174
Applied a total of 649 rules in 52 ms. Remains 166 /501 variables (removed 335) and now considering 1174/1488 (removed 314) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 52 ms. Remains : 166/501 places, 1174/1488 transitions.
[2023-03-22 04:41:40] [INFO ] Flatten gal took : 24 ms
[2023-03-22 04:41:40] [INFO ] Flatten gal took : 28 ms
[2023-03-22 04:41:40] [INFO ] Input system was already deterministic with 1174 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 501/501 places, 1488/1488 transitions.
Graph (complete) has 2665 edges and 501 vertex of which 500 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.2 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 71 transitions
Trivial Post-agglo rules discarded 71 transitions
Performed 71 trivial Post agglomeration. Transition count delta: 71
Iterating post reduction 0 with 71 rules applied. Total rules applied 72 place count 500 transition count 1416
Reduce places removed 71 places and 0 transitions.
Iterating post reduction 1 with 71 rules applied. Total rules applied 143 place count 429 transition count 1416
Performed 27 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 27 Pre rules applied. Total rules applied 143 place count 429 transition count 1389
Deduced a syphon composed of 27 places in 0 ms
Reduce places removed 27 places and 0 transitions.
Iterating global reduction 2 with 54 rules applied. Total rules applied 197 place count 402 transition count 1389
Discarding 32 places :
Symmetric choice reduction at 2 with 32 rule applications. Total rules 229 place count 370 transition count 1357
Iterating global reduction 2 with 32 rules applied. Total rules applied 261 place count 370 transition count 1357
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 275 place count 356 transition count 1343
Iterating global reduction 2 with 14 rules applied. Total rules applied 289 place count 356 transition count 1343
Discarding 6 places :
Implicit places reduction removed 6 places
Iterating post reduction 2 with 6 rules applied. Total rules applied 295 place count 350 transition count 1343
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 6 Pre rules applied. Total rules applied 295 place count 350 transition count 1337
Deduced a syphon composed of 6 places in 1 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 3 with 12 rules applied. Total rules applied 307 place count 344 transition count 1337
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 313 place count 338 transition count 1331
Iterating global reduction 3 with 6 rules applied. Total rules applied 319 place count 338 transition count 1331
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 325 place count 332 transition count 1325
Iterating global reduction 3 with 6 rules applied. Total rules applied 331 place count 332 transition count 1325
Discarding 13 places :
Symmetric choice reduction at 3 with 13 rule applications. Total rules 344 place count 319 transition count 1312
Iterating global reduction 3 with 13 rules applied. Total rules applied 357 place count 319 transition count 1312
Performed 61 Post agglomeration using F-continuation condition.Transition count delta: 61
Deduced a syphon composed of 61 places in 0 ms
Reduce places removed 61 places and 0 transitions.
Iterating global reduction 3 with 122 rules applied. Total rules applied 479 place count 258 transition count 1251
Discarding 24 places :
Symmetric choice reduction at 3 with 24 rule applications. Total rules 503 place count 234 transition count 1227
Iterating global reduction 3 with 24 rules applied. Total rules applied 527 place count 234 transition count 1227
Applied a total of 527 rules in 105 ms. Remains 234 /501 variables (removed 267) and now considering 1227/1488 (removed 261) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 105 ms. Remains : 234/501 places, 1227/1488 transitions.
[2023-03-22 04:41:41] [INFO ] Flatten gal took : 24 ms
[2023-03-22 04:41:41] [INFO ] Flatten gal took : 26 ms
[2023-03-22 04:41:41] [INFO ] Input system was already deterministic with 1227 transitions.
Finished random walk after 96 steps, including 6 resets, run visited all 1 properties in 2 ms. (steps per millisecond=48 )
FORMULA LeafsetExtension-PT-S32C3-CTLFireability-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 501/501 places, 1488/1488 transitions.
Discarding 51 places :
Symmetric choice reduction at 0 with 51 rule applications. Total rules 51 place count 450 transition count 1437
Iterating global reduction 0 with 51 rules applied. Total rules applied 102 place count 450 transition count 1437
Discarding 43 places :
Symmetric choice reduction at 0 with 43 rule applications. Total rules 145 place count 407 transition count 1394
Iterating global reduction 0 with 43 rules applied. Total rules applied 188 place count 407 transition count 1394
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 0 with 7 rules applied. Total rules applied 195 place count 400 transition count 1394
Discarding 38 places :
Symmetric choice reduction at 1 with 38 rule applications. Total rules 233 place count 362 transition count 1356
Iterating global reduction 1 with 38 rules applied. Total rules applied 271 place count 362 transition count 1356
Discarding 16 places :
Implicit places reduction removed 16 places
Iterating post reduction 1 with 16 rules applied. Total rules applied 287 place count 346 transition count 1356
Discarding 38 places :
Symmetric choice reduction at 2 with 38 rule applications. Total rules 325 place count 308 transition count 1318
Iterating global reduction 2 with 38 rules applied. Total rules applied 363 place count 308 transition count 1318
Discarding 23 places :
Symmetric choice reduction at 2 with 23 rule applications. Total rules 386 place count 285 transition count 1295
Iterating global reduction 2 with 23 rules applied. Total rules applied 409 place count 285 transition count 1295
Discarding 23 places :
Symmetric choice reduction at 2 with 23 rule applications. Total rules 432 place count 262 transition count 1272
Iterating global reduction 2 with 23 rules applied. Total rules applied 455 place count 262 transition count 1272
Discarding 39 places :
Symmetric choice reduction at 2 with 39 rule applications. Total rules 494 place count 223 transition count 1233
Iterating global reduction 2 with 39 rules applied. Total rules applied 533 place count 223 transition count 1233
Discarding 75 places :
Symmetric choice reduction at 2 with 75 rule applications. Total rules 608 place count 148 transition count 1158
Iterating global reduction 2 with 75 rules applied. Total rules applied 683 place count 148 transition count 1158
Applied a total of 683 rules in 48 ms. Remains 148 /501 variables (removed 353) and now considering 1158/1488 (removed 330) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 48 ms. Remains : 148/501 places, 1158/1488 transitions.
[2023-03-22 04:41:41] [INFO ] Flatten gal took : 23 ms
[2023-03-22 04:41:41] [INFO ] Flatten gal took : 25 ms
[2023-03-22 04:41:41] [INFO ] Input system was already deterministic with 1158 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 501/501 places, 1488/1488 transitions.
Graph (complete) has 2665 edges and 501 vertex of which 500 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.3 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 71 transitions
Trivial Post-agglo rules discarded 71 transitions
Performed 71 trivial Post agglomeration. Transition count delta: 71
Iterating post reduction 0 with 71 rules applied. Total rules applied 72 place count 500 transition count 1416
Reduce places removed 71 places and 0 transitions.
Iterating post reduction 1 with 71 rules applied. Total rules applied 143 place count 429 transition count 1416
Performed 27 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 27 Pre rules applied. Total rules applied 143 place count 429 transition count 1389
Deduced a syphon composed of 27 places in 1 ms
Reduce places removed 27 places and 0 transitions.
Iterating global reduction 2 with 54 rules applied. Total rules applied 197 place count 402 transition count 1389
Discarding 32 places :
Symmetric choice reduction at 2 with 32 rule applications. Total rules 229 place count 370 transition count 1357
Iterating global reduction 2 with 32 rules applied. Total rules applied 261 place count 370 transition count 1357
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 275 place count 356 transition count 1343
Iterating global reduction 2 with 14 rules applied. Total rules applied 289 place count 356 transition count 1343
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 2 with 7 rules applied. Total rules applied 296 place count 349 transition count 1343
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 7 Pre rules applied. Total rules applied 296 place count 349 transition count 1336
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 3 with 14 rules applied. Total rules applied 310 place count 342 transition count 1336
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 317 place count 335 transition count 1329
Iterating global reduction 3 with 7 rules applied. Total rules applied 324 place count 335 transition count 1329
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 331 place count 328 transition count 1322
Iterating global reduction 3 with 7 rules applied. Total rules applied 338 place count 328 transition count 1322
Discarding 15 places :
Symmetric choice reduction at 3 with 15 rule applications. Total rules 353 place count 313 transition count 1307
Iterating global reduction 3 with 15 rules applied. Total rules applied 368 place count 313 transition count 1307
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 1 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 3 with 120 rules applied. Total rules applied 488 place count 253 transition count 1247
Discarding 24 places :
Symmetric choice reduction at 3 with 24 rule applications. Total rules 512 place count 229 transition count 1223
Iterating global reduction 3 with 24 rules applied. Total rules applied 536 place count 229 transition count 1223
Applied a total of 536 rules in 91 ms. Remains 229 /501 variables (removed 272) and now considering 1223/1488 (removed 265) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 91 ms. Remains : 229/501 places, 1223/1488 transitions.
[2023-03-22 04:41:41] [INFO ] Flatten gal took : 23 ms
[2023-03-22 04:41:41] [INFO ] Flatten gal took : 26 ms
[2023-03-22 04:41:41] [INFO ] Input system was already deterministic with 1223 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 501/501 places, 1488/1488 transitions.
Graph (complete) has 2665 edges and 501 vertex of which 500 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.2 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 71 transitions
Trivial Post-agglo rules discarded 71 transitions
Performed 71 trivial Post agglomeration. Transition count delta: 71
Iterating post reduction 0 with 71 rules applied. Total rules applied 72 place count 500 transition count 1416
Reduce places removed 71 places and 0 transitions.
Iterating post reduction 1 with 71 rules applied. Total rules applied 143 place count 429 transition count 1416
Performed 27 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 27 Pre rules applied. Total rules applied 143 place count 429 transition count 1389
Deduced a syphon composed of 27 places in 1 ms
Reduce places removed 27 places and 0 transitions.
Iterating global reduction 2 with 54 rules applied. Total rules applied 197 place count 402 transition count 1389
Discarding 32 places :
Symmetric choice reduction at 2 with 32 rule applications. Total rules 229 place count 370 transition count 1357
Iterating global reduction 2 with 32 rules applied. Total rules applied 261 place count 370 transition count 1357
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 276 place count 355 transition count 1342
Iterating global reduction 2 with 15 rules applied. Total rules applied 291 place count 355 transition count 1342
Discarding 6 places :
Implicit places reduction removed 6 places
Iterating post reduction 2 with 6 rules applied. Total rules applied 297 place count 349 transition count 1342
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 6 Pre rules applied. Total rules applied 297 place count 349 transition count 1336
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 3 with 12 rules applied. Total rules applied 309 place count 343 transition count 1336
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 315 place count 337 transition count 1330
Iterating global reduction 3 with 6 rules applied. Total rules applied 321 place count 337 transition count 1330
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 327 place count 331 transition count 1324
Iterating global reduction 3 with 6 rules applied. Total rules applied 333 place count 331 transition count 1324
Discarding 13 places :
Symmetric choice reduction at 3 with 13 rule applications. Total rules 346 place count 318 transition count 1311
Iterating global reduction 3 with 13 rules applied. Total rules applied 359 place count 318 transition count 1311
Performed 61 Post agglomeration using F-continuation condition.Transition count delta: 61
Deduced a syphon composed of 61 places in 1 ms
Reduce places removed 61 places and 0 transitions.
Iterating global reduction 3 with 122 rules applied. Total rules applied 481 place count 257 transition count 1250
Discarding 24 places :
Symmetric choice reduction at 3 with 24 rule applications. Total rules 505 place count 233 transition count 1226
Iterating global reduction 3 with 24 rules applied. Total rules applied 529 place count 233 transition count 1226
Applied a total of 529 rules in 88 ms. Remains 233 /501 variables (removed 268) and now considering 1226/1488 (removed 262) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 89 ms. Remains : 233/501 places, 1226/1488 transitions.
[2023-03-22 04:41:41] [INFO ] Flatten gal took : 22 ms
[2023-03-22 04:41:41] [INFO ] Flatten gal took : 25 ms
[2023-03-22 04:41:41] [INFO ] Input system was already deterministic with 1226 transitions.
Starting structural reductions in LTL mode, iteration 0 : 501/501 places, 1488/1488 transitions.
Discarding 53 places :
Symmetric choice reduction at 0 with 53 rule applications. Total rules 53 place count 448 transition count 1435
Iterating global reduction 0 with 53 rules applied. Total rules applied 106 place count 448 transition count 1435
Discarding 45 places :
Symmetric choice reduction at 0 with 45 rule applications. Total rules 151 place count 403 transition count 1390
Iterating global reduction 0 with 45 rules applied. Total rules applied 196 place count 403 transition count 1390
Discarding 8 places :
Implicit places reduction removed 8 places
Iterating post reduction 0 with 8 rules applied. Total rules applied 204 place count 395 transition count 1390
Discarding 41 places :
Symmetric choice reduction at 1 with 41 rule applications. Total rules 245 place count 354 transition count 1349
Iterating global reduction 1 with 41 rules applied. Total rules applied 286 place count 354 transition count 1349
Discarding 16 places :
Implicit places reduction removed 16 places
Iterating post reduction 1 with 16 rules applied. Total rules applied 302 place count 338 transition count 1349
Discarding 39 places :
Symmetric choice reduction at 2 with 39 rule applications. Total rules 341 place count 299 transition count 1310
Iterating global reduction 2 with 39 rules applied. Total rules applied 380 place count 299 transition count 1310
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 404 place count 275 transition count 1286
Iterating global reduction 2 with 24 rules applied. Total rules applied 428 place count 275 transition count 1286
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 452 place count 251 transition count 1262
Iterating global reduction 2 with 24 rules applied. Total rules applied 476 place count 251 transition count 1262
Discarding 42 places :
Symmetric choice reduction at 2 with 42 rule applications. Total rules 518 place count 209 transition count 1220
Iterating global reduction 2 with 42 rules applied. Total rules applied 560 place count 209 transition count 1220
Discarding 80 places :
Symmetric choice reduction at 2 with 80 rule applications. Total rules 640 place count 129 transition count 1140
Iterating global reduction 2 with 80 rules applied. Total rules applied 720 place count 129 transition count 1140
Applied a total of 720 rules in 51 ms. Remains 129 /501 variables (removed 372) and now considering 1140/1488 (removed 348) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 51 ms. Remains : 129/501 places, 1140/1488 transitions.
[2023-03-22 04:41:41] [INFO ] Flatten gal took : 23 ms
[2023-03-22 04:41:41] [INFO ] Flatten gal took : 25 ms
[2023-03-22 04:41:41] [INFO ] Input system was already deterministic with 1140 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 501/501 places, 1488/1488 transitions.
Graph (complete) has 2665 edges and 501 vertex of which 500 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.2 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 68 transitions
Trivial Post-agglo rules discarded 68 transitions
Performed 68 trivial Post agglomeration. Transition count delta: 68
Iterating post reduction 0 with 68 rules applied. Total rules applied 69 place count 500 transition count 1419
Reduce places removed 68 places and 0 transitions.
Iterating post reduction 1 with 68 rules applied. Total rules applied 137 place count 432 transition count 1419
Performed 30 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 30 Pre rules applied. Total rules applied 137 place count 432 transition count 1389
Deduced a syphon composed of 30 places in 1 ms
Reduce places removed 30 places and 0 transitions.
Iterating global reduction 2 with 60 rules applied. Total rules applied 197 place count 402 transition count 1389
Discarding 32 places :
Symmetric choice reduction at 2 with 32 rule applications. Total rules 229 place count 370 transition count 1357
Iterating global reduction 2 with 32 rules applied. Total rules applied 261 place count 370 transition count 1357
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 276 place count 355 transition count 1342
Iterating global reduction 2 with 15 rules applied. Total rules applied 291 place count 355 transition count 1342
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 2 with 7 rules applied. Total rules applied 298 place count 348 transition count 1342
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 7 Pre rules applied. Total rules applied 298 place count 348 transition count 1335
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 3 with 14 rules applied. Total rules applied 312 place count 341 transition count 1335
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 319 place count 334 transition count 1328
Iterating global reduction 3 with 7 rules applied. Total rules applied 326 place count 334 transition count 1328
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 333 place count 327 transition count 1321
Iterating global reduction 3 with 7 rules applied. Total rules applied 340 place count 327 transition count 1321
Discarding 15 places :
Symmetric choice reduction at 3 with 15 rule applications. Total rules 355 place count 312 transition count 1306
Iterating global reduction 3 with 15 rules applied. Total rules applied 370 place count 312 transition count 1306
Performed 57 Post agglomeration using F-continuation condition.Transition count delta: 57
Deduced a syphon composed of 57 places in 0 ms
Reduce places removed 57 places and 0 transitions.
Iterating global reduction 3 with 114 rules applied. Total rules applied 484 place count 255 transition count 1249
Discarding 23 places :
Symmetric choice reduction at 3 with 23 rule applications. Total rules 507 place count 232 transition count 1226
Iterating global reduction 3 with 23 rules applied. Total rules applied 530 place count 232 transition count 1226
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 531 place count 231 transition count 1225
Iterating global reduction 3 with 1 rules applied. Total rules applied 532 place count 231 transition count 1225
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 3 with 1 rules applied. Total rules applied 533 place count 230 transition count 1225
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 535 place count 229 transition count 1224
Applied a total of 535 rules in 98 ms. Remains 229 /501 variables (removed 272) and now considering 1224/1488 (removed 264) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 99 ms. Remains : 229/501 places, 1224/1488 transitions.
[2023-03-22 04:41:42] [INFO ] Flatten gal took : 22 ms
[2023-03-22 04:41:42] [INFO ] Flatten gal took : 24 ms
[2023-03-22 04:41:42] [INFO ] Input system was already deterministic with 1224 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 501/501 places, 1488/1488 transitions.
Graph (complete) has 2665 edges and 501 vertex of which 500 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.2 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 66 transitions
Trivial Post-agglo rules discarded 66 transitions
Performed 66 trivial Post agglomeration. Transition count delta: 66
Iterating post reduction 0 with 66 rules applied. Total rules applied 67 place count 500 transition count 1421
Reduce places removed 66 places and 0 transitions.
Iterating post reduction 1 with 66 rules applied. Total rules applied 133 place count 434 transition count 1421
Performed 27 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 27 Pre rules applied. Total rules applied 133 place count 434 transition count 1394
Deduced a syphon composed of 27 places in 0 ms
Reduce places removed 27 places and 0 transitions.
Iterating global reduction 2 with 54 rules applied. Total rules applied 187 place count 407 transition count 1394
Discarding 32 places :
Symmetric choice reduction at 2 with 32 rule applications. Total rules 219 place count 375 transition count 1362
Iterating global reduction 2 with 32 rules applied. Total rules applied 251 place count 375 transition count 1362
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 266 place count 360 transition count 1347
Iterating global reduction 2 with 15 rules applied. Total rules applied 281 place count 360 transition count 1347
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 2 with 7 rules applied. Total rules applied 288 place count 353 transition count 1347
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 7 Pre rules applied. Total rules applied 288 place count 353 transition count 1340
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 3 with 14 rules applied. Total rules applied 302 place count 346 transition count 1340
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 309 place count 339 transition count 1333
Iterating global reduction 3 with 7 rules applied. Total rules applied 316 place count 339 transition count 1333
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 323 place count 332 transition count 1326
Iterating global reduction 3 with 7 rules applied. Total rules applied 330 place count 332 transition count 1326
Discarding 15 places :
Symmetric choice reduction at 3 with 15 rule applications. Total rules 345 place count 317 transition count 1311
Iterating global reduction 3 with 15 rules applied. Total rules applied 360 place count 317 transition count 1311
Performed 59 Post agglomeration using F-continuation condition.Transition count delta: 59
Deduced a syphon composed of 59 places in 1 ms
Reduce places removed 59 places and 0 transitions.
Iterating global reduction 3 with 118 rules applied. Total rules applied 478 place count 258 transition count 1252
Discarding 21 places :
Symmetric choice reduction at 3 with 21 rule applications. Total rules 499 place count 237 transition count 1231
Iterating global reduction 3 with 21 rules applied. Total rules applied 520 place count 237 transition count 1231
Applied a total of 520 rules in 79 ms. Remains 237 /501 variables (removed 264) and now considering 1231/1488 (removed 257) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 80 ms. Remains : 237/501 places, 1231/1488 transitions.
[2023-03-22 04:41:42] [INFO ] Flatten gal took : 22 ms
[2023-03-22 04:41:42] [INFO ] Flatten gal took : 24 ms
[2023-03-22 04:41:42] [INFO ] Input system was already deterministic with 1231 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 501/501 places, 1488/1488 transitions.
Graph (complete) has 2665 edges and 501 vertex of which 500 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 70 transitions
Trivial Post-agglo rules discarded 70 transitions
Performed 70 trivial Post agglomeration. Transition count delta: 70
Iterating post reduction 0 with 70 rules applied. Total rules applied 71 place count 500 transition count 1417
Reduce places removed 70 places and 0 transitions.
Iterating post reduction 1 with 70 rules applied. Total rules applied 141 place count 430 transition count 1417
Performed 27 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 27 Pre rules applied. Total rules applied 141 place count 430 transition count 1390
Deduced a syphon composed of 27 places in 0 ms
Reduce places removed 27 places and 0 transitions.
Iterating global reduction 2 with 54 rules applied. Total rules applied 195 place count 403 transition count 1390
Discarding 33 places :
Symmetric choice reduction at 2 with 33 rule applications. Total rules 228 place count 370 transition count 1357
Iterating global reduction 2 with 33 rules applied. Total rules applied 261 place count 370 transition count 1357
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 276 place count 355 transition count 1342
Iterating global reduction 2 with 15 rules applied. Total rules applied 291 place count 355 transition count 1342
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 2 with 7 rules applied. Total rules applied 298 place count 348 transition count 1342
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 7 Pre rules applied. Total rules applied 298 place count 348 transition count 1335
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 3 with 14 rules applied. Total rules applied 312 place count 341 transition count 1335
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 319 place count 334 transition count 1328
Iterating global reduction 3 with 7 rules applied. Total rules applied 326 place count 334 transition count 1328
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 333 place count 327 transition count 1321
Iterating global reduction 3 with 7 rules applied. Total rules applied 340 place count 327 transition count 1321
Discarding 14 places :
Symmetric choice reduction at 3 with 14 rule applications. Total rules 354 place count 313 transition count 1307
Iterating global reduction 3 with 14 rules applied. Total rules applied 368 place count 313 transition count 1307
Performed 59 Post agglomeration using F-continuation condition.Transition count delta: 59
Deduced a syphon composed of 59 places in 0 ms
Reduce places removed 59 places and 0 transitions.
Iterating global reduction 3 with 118 rules applied. Total rules applied 486 place count 254 transition count 1248
Discarding 23 places :
Symmetric choice reduction at 3 with 23 rule applications. Total rules 509 place count 231 transition count 1225
Iterating global reduction 3 with 23 rules applied. Total rules applied 532 place count 231 transition count 1225
Applied a total of 532 rules in 80 ms. Remains 231 /501 variables (removed 270) and now considering 1225/1488 (removed 263) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 80 ms. Remains : 231/501 places, 1225/1488 transitions.
[2023-03-22 04:41:42] [INFO ] Flatten gal took : 20 ms
[2023-03-22 04:41:42] [INFO ] Flatten gal took : 23 ms
[2023-03-22 04:41:42] [INFO ] Input system was already deterministic with 1225 transitions.
Starting structural reductions in LTL mode, iteration 0 : 501/501 places, 1488/1488 transitions.
Discarding 49 places :
Symmetric choice reduction at 0 with 49 rule applications. Total rules 49 place count 452 transition count 1439
Iterating global reduction 0 with 49 rules applied. Total rules applied 98 place count 452 transition count 1439
Discarding 43 places :
Symmetric choice reduction at 0 with 43 rule applications. Total rules 141 place count 409 transition count 1396
Iterating global reduction 0 with 43 rules applied. Total rules applied 184 place count 409 transition count 1396
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 0 with 7 rules applied. Total rules applied 191 place count 402 transition count 1396
Discarding 38 places :
Symmetric choice reduction at 1 with 38 rule applications. Total rules 229 place count 364 transition count 1358
Iterating global reduction 1 with 38 rules applied. Total rules applied 267 place count 364 transition count 1358
Discarding 16 places :
Implicit places reduction removed 16 places
Iterating post reduction 1 with 16 rules applied. Total rules applied 283 place count 348 transition count 1358
Discarding 37 places :
Symmetric choice reduction at 2 with 37 rule applications. Total rules 320 place count 311 transition count 1321
Iterating global reduction 2 with 37 rules applied. Total rules applied 357 place count 311 transition count 1321
Discarding 23 places :
Symmetric choice reduction at 2 with 23 rule applications. Total rules 380 place count 288 transition count 1298
Iterating global reduction 2 with 23 rules applied. Total rules applied 403 place count 288 transition count 1298
Discarding 23 places :
Symmetric choice reduction at 2 with 23 rule applications. Total rules 426 place count 265 transition count 1275
Iterating global reduction 2 with 23 rules applied. Total rules applied 449 place count 265 transition count 1275
Discarding 35 places :
Symmetric choice reduction at 2 with 35 rule applications. Total rules 484 place count 230 transition count 1240
Iterating global reduction 2 with 35 rules applied. Total rules applied 519 place count 230 transition count 1240
Discarding 80 places :
Symmetric choice reduction at 2 with 80 rule applications. Total rules 599 place count 150 transition count 1160
Iterating global reduction 2 with 80 rules applied. Total rules applied 679 place count 150 transition count 1160
Applied a total of 679 rules in 46 ms. Remains 150 /501 variables (removed 351) and now considering 1160/1488 (removed 328) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 47 ms. Remains : 150/501 places, 1160/1488 transitions.
[2023-03-22 04:41:42] [INFO ] Flatten gal took : 21 ms
[2023-03-22 04:41:42] [INFO ] Flatten gal took : 23 ms
[2023-03-22 04:41:42] [INFO ] Input system was already deterministic with 1160 transitions.
Starting structural reductions in LTL mode, iteration 0 : 501/501 places, 1488/1488 transitions.
Discarding 50 places :
Symmetric choice reduction at 0 with 50 rule applications. Total rules 50 place count 451 transition count 1438
Iterating global reduction 0 with 50 rules applied. Total rules applied 100 place count 451 transition count 1438
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 142 place count 409 transition count 1396
Iterating global reduction 0 with 42 rules applied. Total rules applied 184 place count 409 transition count 1396
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 0 with 7 rules applied. Total rules applied 191 place count 402 transition count 1396
Discarding 36 places :
Symmetric choice reduction at 1 with 36 rule applications. Total rules 227 place count 366 transition count 1360
Iterating global reduction 1 with 36 rules applied. Total rules applied 263 place count 366 transition count 1360
Discarding 14 places :
Implicit places reduction removed 14 places
Iterating post reduction 1 with 14 rules applied. Total rules applied 277 place count 352 transition count 1360
Discarding 35 places :
Symmetric choice reduction at 2 with 35 rule applications. Total rules 312 place count 317 transition count 1325
Iterating global reduction 2 with 35 rules applied. Total rules applied 347 place count 317 transition count 1325
Discarding 21 places :
Symmetric choice reduction at 2 with 21 rule applications. Total rules 368 place count 296 transition count 1304
Iterating global reduction 2 with 21 rules applied. Total rules applied 389 place count 296 transition count 1304
Discarding 21 places :
Symmetric choice reduction at 2 with 21 rule applications. Total rules 410 place count 275 transition count 1283
Iterating global reduction 2 with 21 rules applied. Total rules applied 431 place count 275 transition count 1283
Discarding 38 places :
Symmetric choice reduction at 2 with 38 rule applications. Total rules 469 place count 237 transition count 1245
Iterating global reduction 2 with 38 rules applied. Total rules applied 507 place count 237 transition count 1245
Discarding 67 places :
Symmetric choice reduction at 2 with 67 rule applications. Total rules 574 place count 170 transition count 1178
Iterating global reduction 2 with 67 rules applied. Total rules applied 641 place count 170 transition count 1178
Applied a total of 641 rules in 46 ms. Remains 170 /501 variables (removed 331) and now considering 1178/1488 (removed 310) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 47 ms. Remains : 170/501 places, 1178/1488 transitions.
[2023-03-22 04:41:42] [INFO ] Flatten gal took : 19 ms
[2023-03-22 04:41:42] [INFO ] Flatten gal took : 22 ms
[2023-03-22 04:41:42] [INFO ] Input system was already deterministic with 1178 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 501/501 places, 1488/1488 transitions.
Graph (complete) has 2665 edges and 501 vertex of which 500 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 70 transitions
Trivial Post-agglo rules discarded 70 transitions
Performed 70 trivial Post agglomeration. Transition count delta: 70
Iterating post reduction 0 with 70 rules applied. Total rules applied 71 place count 500 transition count 1417
Reduce places removed 70 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 71 rules applied. Total rules applied 142 place count 430 transition count 1416
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 143 place count 429 transition count 1416
Performed 26 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 26 Pre rules applied. Total rules applied 143 place count 429 transition count 1390
Deduced a syphon composed of 26 places in 0 ms
Reduce places removed 26 places and 0 transitions.
Iterating global reduction 3 with 52 rules applied. Total rules applied 195 place count 403 transition count 1390
Discarding 32 places :
Symmetric choice reduction at 3 with 32 rule applications. Total rules 227 place count 371 transition count 1358
Iterating global reduction 3 with 32 rules applied. Total rules applied 259 place count 371 transition count 1358
Discarding 15 places :
Symmetric choice reduction at 3 with 15 rule applications. Total rules 274 place count 356 transition count 1343
Iterating global reduction 3 with 15 rules applied. Total rules applied 289 place count 356 transition count 1343
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 3 with 7 rules applied. Total rules applied 296 place count 349 transition count 1343
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 7 Pre rules applied. Total rules applied 296 place count 349 transition count 1336
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 4 with 14 rules applied. Total rules applied 310 place count 342 transition count 1336
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 317 place count 335 transition count 1329
Iterating global reduction 4 with 7 rules applied. Total rules applied 324 place count 335 transition count 1329
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 331 place count 328 transition count 1322
Iterating global reduction 4 with 7 rules applied. Total rules applied 338 place count 328 transition count 1322
Discarding 15 places :
Symmetric choice reduction at 4 with 15 rule applications. Total rules 353 place count 313 transition count 1307
Iterating global reduction 4 with 15 rules applied. Total rules applied 368 place count 313 transition count 1307
Performed 59 Post agglomeration using F-continuation condition.Transition count delta: 59
Deduced a syphon composed of 59 places in 0 ms
Reduce places removed 59 places and 0 transitions.
Iterating global reduction 4 with 118 rules applied. Total rules applied 486 place count 254 transition count 1248
Discarding 24 places :
Symmetric choice reduction at 4 with 24 rule applications. Total rules 510 place count 230 transition count 1224
Iterating global reduction 4 with 24 rules applied. Total rules applied 534 place count 230 transition count 1224
Applied a total of 534 rules in 103 ms. Remains 230 /501 variables (removed 271) and now considering 1224/1488 (removed 264) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 104 ms. Remains : 230/501 places, 1224/1488 transitions.
[2023-03-22 04:41:42] [INFO ] Flatten gal took : 21 ms
[2023-03-22 04:41:42] [INFO ] Flatten gal took : 24 ms
[2023-03-22 04:41:43] [INFO ] Input system was already deterministic with 1224 transitions.
Starting structural reductions in LTL mode, iteration 0 : 501/501 places, 1488/1488 transitions.
Discarding 52 places :
Symmetric choice reduction at 0 with 52 rule applications. Total rules 52 place count 449 transition count 1436
Iterating global reduction 0 with 52 rules applied. Total rules applied 104 place count 449 transition count 1436
Discarding 44 places :
Symmetric choice reduction at 0 with 44 rule applications. Total rules 148 place count 405 transition count 1392
Iterating global reduction 0 with 44 rules applied. Total rules applied 192 place count 405 transition count 1392
Discarding 6 places :
Implicit places reduction removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 198 place count 399 transition count 1392
Discarding 38 places :
Symmetric choice reduction at 1 with 38 rule applications. Total rules 236 place count 361 transition count 1354
Iterating global reduction 1 with 38 rules applied. Total rules applied 274 place count 361 transition count 1354
Discarding 18 places :
Implicit places reduction removed 18 places
Iterating post reduction 1 with 18 rules applied. Total rules applied 292 place count 343 transition count 1354
Discarding 40 places :
Symmetric choice reduction at 2 with 40 rule applications. Total rules 332 place count 303 transition count 1314
Iterating global reduction 2 with 40 rules applied. Total rules applied 372 place count 303 transition count 1314
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 396 place count 279 transition count 1290
Iterating global reduction 2 with 24 rules applied. Total rules applied 420 place count 279 transition count 1290
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 444 place count 255 transition count 1266
Iterating global reduction 2 with 24 rules applied. Total rules applied 468 place count 255 transition count 1266
Discarding 35 places :
Symmetric choice reduction at 2 with 35 rule applications. Total rules 503 place count 220 transition count 1231
Iterating global reduction 2 with 35 rules applied. Total rules applied 538 place count 220 transition count 1231
Discarding 89 places :
Symmetric choice reduction at 2 with 89 rule applications. Total rules 627 place count 131 transition count 1142
Iterating global reduction 2 with 89 rules applied. Total rules applied 716 place count 131 transition count 1142
Applied a total of 716 rules in 51 ms. Remains 131 /501 variables (removed 370) and now considering 1142/1488 (removed 346) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 51 ms. Remains : 131/501 places, 1142/1488 transitions.
[2023-03-22 04:41:43] [INFO ] Flatten gal took : 20 ms
[2023-03-22 04:41:43] [INFO ] Flatten gal took : 21 ms
[2023-03-22 04:41:43] [INFO ] Input system was already deterministic with 1142 transitions.
[2023-03-22 04:41:43] [INFO ] Flatten gal took : 30 ms
[2023-03-22 04:41:43] [INFO ] Flatten gal took : 29 ms
[2023-03-22 04:41:43] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 1 ms.
[2023-03-22 04:41:43] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 501 places, 1488 transitions and 5451 arcs took 8 ms.
Total runtime 9979 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT LeafsetExtension-PT-S32C3
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/369
CTLFireability

FORMULA LeafsetExtension-PT-S32C3-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S32C3-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S32C3-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S32C3-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S32C3-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S32C3-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S32C3-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S32C3-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S32C3-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S32C3-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S32C3-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679460439939

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/369/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/369/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/369/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 7 (type EXCL) for 6 LeafsetExtension-PT-S32C3-CTLFireability-02
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 7 (type EXCL) for LeafsetExtension-PT-S32C3-CTLFireability-02
lola: result : true
lola: markings : 648
lola: fired transitions : 1295
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 9 LeafsetExtension-PT-S32C3-CTLFireability-03
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 1 0 3 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 4/224 4/32 LeafsetExtension-PT-S32C3-CTLFireability-03 498348 m, 99669 m/sec, 1239245 t fired, .

Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 1 0 3 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 9/224 6/32 LeafsetExtension-PT-S32C3-CTLFireability-03 953481 m, 91026 m/sec, 2597561 t fired, .

Time elapsed: 10 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 1 0 3 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 14/224 9/32 LeafsetExtension-PT-S32C3-CTLFireability-03 1468799 m, 103063 m/sec, 3975316 t fired, .

Time elapsed: 15 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 1 0 3 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 19/224 12/32 LeafsetExtension-PT-S32C3-CTLFireability-03 1929594 m, 92159 m/sec, 5332014 t fired, .

Time elapsed: 20 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 1 0 3 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 24/224 15/32 LeafsetExtension-PT-S32C3-CTLFireability-03 2383557 m, 90792 m/sec, 6699067 t fired, .

Time elapsed: 25 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 1 0 3 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 29/224 18/32 LeafsetExtension-PT-S32C3-CTLFireability-03 2836542 m, 90597 m/sec, 8076485 t fired, .

Time elapsed: 30 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 1 0 3 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 34/224 20/32 LeafsetExtension-PT-S32C3-CTLFireability-03 3253331 m, 83357 m/sec, 9359879 t fired, .

Time elapsed: 35 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 1 0 3 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 39/224 22/32 LeafsetExtension-PT-S32C3-CTLFireability-03 3621137 m, 73561 m/sec, 10609382 t fired, .

Time elapsed: 40 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 1 0 3 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 44/224 25/32 LeafsetExtension-PT-S32C3-CTLFireability-03 4076361 m, 91044 m/sec, 11850664 t fired, .

Time elapsed: 45 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 1 0 3 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 49/224 27/32 LeafsetExtension-PT-S32C3-CTLFireability-03 4490274 m, 82782 m/sec, 13130118 t fired, .

Time elapsed: 50 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 1 0 3 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 54/224 30/32 LeafsetExtension-PT-S32C3-CTLFireability-03 4972821 m, 96509 m/sec, 14380047 t fired, .

Time elapsed: 55 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 1 0 3 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 59/224 32/32 LeafsetExtension-PT-S32C3-CTLFireability-03 5360748 m, 77585 m/sec, 15562364 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 16 (type EXCL) for LeafsetExtension-PT-S32C3-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 0 0 3 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 51 (type EXCL) for 50 LeafsetExtension-PT-S32C3-CTLFireability-15
lola: time limit : 235 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 0 0 3 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 5/235 3/32 LeafsetExtension-PT-S32C3-CTLFireability-15 430719 m, 86143 m/sec, 1489640 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 0 0 3 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 10/235 5/32 LeafsetExtension-PT-S32C3-CTLFireability-15 857433 m, 85342 m/sec, 3068016 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 0 0 3 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 15/235 7/32 LeafsetExtension-PT-S32C3-CTLFireability-15 1223914 m, 73296 m/sec, 4586163 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 0 0 3 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 20/235 9/32 LeafsetExtension-PT-S32C3-CTLFireability-15 1632253 m, 81667 m/sec, 6106279 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 0 0 3 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 25/235 11/32 LeafsetExtension-PT-S32C3-CTLFireability-15 2007214 m, 74992 m/sec, 7617924 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 0 0 3 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 30/235 13/32 LeafsetExtension-PT-S32C3-CTLFireability-15 2401859 m, 78929 m/sec, 9155786 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 0 0 3 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 35/235 15/32 LeafsetExtension-PT-S32C3-CTLFireability-15 2744958 m, 68619 m/sec, 10553653 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 0 0 3 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 40/235 17/32 LeafsetExtension-PT-S32C3-CTLFireability-15 3067693 m, 64547 m/sec, 11892323 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 0 0 3 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 45/235 19/32 LeafsetExtension-PT-S32C3-CTLFireability-15 3411187 m, 68698 m/sec, 13241542 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 0 0 3 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 50/235 21/32 LeafsetExtension-PT-S32C3-CTLFireability-15 3801602 m, 78083 m/sec, 14659387 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 0 0 3 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 55/235 22/32 LeafsetExtension-PT-S32C3-CTLFireability-15 4115040 m, 62687 m/sec, 16023335 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 0 0 3 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 60/235 25/32 LeafsetExtension-PT-S32C3-CTLFireability-15 4520667 m, 81125 m/sec, 17458897 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 0 0 3 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 65/235 26/32 LeafsetExtension-PT-S32C3-CTLFireability-15 4846380 m, 65142 m/sec, 18844732 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 0 0 3 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 70/235 29/32 LeafsetExtension-PT-S32C3-CTLFireability-15 5248301 m, 80384 m/sec, 20267786 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 0 0 3 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 75/235 31/32 LeafsetExtension-PT-S32C3-CTLFireability-15 5614086 m, 73157 m/sec, 21645457 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 0 0 3 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 80/235 32/32 LeafsetExtension-PT-S32C3-CTLFireability-15 5947168 m, 66616 m/sec, 22974770 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 51 (type EXCL) for LeafsetExtension-PT-S32C3-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 2 0 0 3 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 45 (type EXCL) for 44 LeafsetExtension-PT-S32C3-CTLFireability-13
lola: time limit : 246 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for LeafsetExtension-PT-S32C3-CTLFireability-13
lola: result : false
lola: markings : 27
lola: fired transitions : 29
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 LeafsetExtension-PT-S32C3-CTLFireability-12
lola: time limit : 265 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for LeafsetExtension-PT-S32C3-CTLFireability-12
lola: result : false
lola: markings : 62
lola: fired transitions : 113
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 LeafsetExtension-PT-S32C3-CTLFireability-08
lola: time limit : 287 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for LeafsetExtension-PT-S32C3-CTLFireability-08
lola: result : false
lola: markings : 14390
lola: fired transitions : 25753
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 20 LeafsetExtension-PT-S32C3-CTLFireability-05
lola: time limit : 313 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for LeafsetExtension-PT-S32C3-CTLFireability-05
lola: result : false
lola: markings : 837
lola: fired transitions : 874
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 9 LeafsetExtension-PT-S32C3-CTLFireability-03
lola: time limit : 345 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for LeafsetExtension-PT-S32C3-CTLFireability-03
lola: result : true
lola: markings : 26
lola: fired transitions : 51
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 LeafsetExtension-PT-S32C3-CTLFireability-00
lola: time limit : 383 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/383 3/32 LeafsetExtension-PT-S32C3-CTLFireability-00 419271 m, 83854 m/sec, 1471066 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/383 5/32 LeafsetExtension-PT-S32C3-CTLFireability-00 786064 m, 73358 m/sec, 2876384 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/383 7/32 LeafsetExtension-PT-S32C3-CTLFireability-00 1151058 m, 72998 m/sec, 4332620 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/383 9/32 LeafsetExtension-PT-S32C3-CTLFireability-00 1509394 m, 71667 m/sec, 5735766 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/383 11/32 LeafsetExtension-PT-S32C3-CTLFireability-00 1849311 m, 67983 m/sec, 7115117 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/383 13/32 LeafsetExtension-PT-S32C3-CTLFireability-00 2235009 m, 77139 m/sec, 8537817 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/383 15/32 LeafsetExtension-PT-S32C3-CTLFireability-00 2615678 m, 76133 m/sec, 9941310 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/383 17/32 LeafsetExtension-PT-S32C3-CTLFireability-00 2972555 m, 71375 m/sec, 11281466 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/383 19/32 LeafsetExtension-PT-S32C3-CTLFireability-00 3357566 m, 77002 m/sec, 12689305 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/383 21/32 LeafsetExtension-PT-S32C3-CTLFireability-00 3738665 m, 76219 m/sec, 14099923 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/383 23/32 LeafsetExtension-PT-S32C3-CTLFireability-00 4100297 m, 72326 m/sec, 15486906 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/383 25/32 LeafsetExtension-PT-S32C3-CTLFireability-00 4505798 m, 81100 m/sec, 16945608 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/383 27/32 LeafsetExtension-PT-S32C3-CTLFireability-00 4875888 m, 74018 m/sec, 18338226 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/383 29/32 LeafsetExtension-PT-S32C3-CTLFireability-00 5253129 m, 75448 m/sec, 19781425 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/383 31/32 LeafsetExtension-PT-S32C3-CTLFireability-00 5644301 m, 78234 m/sec, 21207468 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 1 (type EXCL) for LeafsetExtension-PT-S32C3-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-07: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-14: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 27 (type EXCL) for 26 LeafsetExtension-PT-S32C3-CTLFireability-07
lola: time limit : 421 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for LeafsetExtension-PT-S32C3-CTLFireability-07
lola: result : true
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 LeafsetExtension-PT-S32C3-CTLFireability-14
lola: time limit : 481 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for LeafsetExtension-PT-S32C3-CTLFireability-14
lola: result : true
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 LeafsetExtension-PT-S32C3-CTLFireability-06
lola: time limit : 561 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for LeafsetExtension-PT-S32C3-CTLFireability-06
lola: result : false
lola: markings : 12
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 LeafsetExtension-PT-S32C3-CTLFireability-11
lola: time limit : 674 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/674 3/32 LeafsetExtension-PT-S32C3-CTLFireability-11 519747 m, 103949 m/sec, 2372536 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/674 5/32 LeafsetExtension-PT-S32C3-CTLFireability-11 1023526 m, 100755 m/sec, 4681875 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 39 (type EXCL) for LeafsetExtension-PT-S32C3-CTLFireability-11
lola: result : false
lola: markings : 1273125
lola: fired transitions : 5899980
lola: time used : 13.000000
lola: memory pages used : 7
lola: LAUNCH task # 33 (type EXCL) for 32 LeafsetExtension-PT-S32C3-CTLFireability-09
lola: time limit : 839 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 2/839 2/32 LeafsetExtension-PT-S32C3-CTLFireability-09 206685 m, 41337 m/sec, 979760 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 7/839 4/32 LeafsetExtension-PT-S32C3-CTLFireability-09 668824 m, 92427 m/sec, 3111828 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 12/839 6/32 LeafsetExtension-PT-S32C3-CTLFireability-09 1090254 m, 84286 m/sec, 5107744 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 17/839 8/32 LeafsetExtension-PT-S32C3-CTLFireability-09 1432403 m, 68429 m/sec, 7163442 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 22/839 9/32 LeafsetExtension-PT-S32C3-CTLFireability-09 1704869 m, 54493 m/sec, 9527657 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 27/839 11/32 LeafsetExtension-PT-S32C3-CTLFireability-09 2072808 m, 73587 m/sec, 11712127 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 32/839 13/32 LeafsetExtension-PT-S32C3-CTLFireability-09 2344915 m, 54421 m/sec, 13956143 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 37/839 14/32 LeafsetExtension-PT-S32C3-CTLFireability-09 2605598 m, 52136 m/sec, 16233469 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 42/839 16/32 LeafsetExtension-PT-S32C3-CTLFireability-09 3003352 m, 79550 m/sec, 18282801 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 47/839 18/32 LeafsetExtension-PT-S32C3-CTLFireability-09 3330621 m, 65453 m/sec, 20199294 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 52/839 19/32 LeafsetExtension-PT-S32C3-CTLFireability-09 3591348 m, 52145 m/sec, 22466464 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 57/839 21/32 LeafsetExtension-PT-S32C3-CTLFireability-09 3998388 m, 81408 m/sec, 24510857 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 62/839 23/32 LeafsetExtension-PT-S32C3-CTLFireability-09 4340058 m, 68334 m/sec, 26399973 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 67/839 25/32 LeafsetExtension-PT-S32C3-CTLFireability-09 4701772 m, 72342 m/sec, 28576173 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 72/839 27/32 LeafsetExtension-PT-S32C3-CTLFireability-09 4971204 m, 53886 m/sec, 30802764 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 77/839 29/32 LeafsetExtension-PT-S32C3-CTLFireability-09 5356351 m, 77029 m/sec, 32809173 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 82/839 31/32 LeafsetExtension-PT-S32C3-CTLFireability-09 5679815 m, 64692 m/sec, 34845228 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 87/839 32/32 LeafsetExtension-PT-S32C3-CTLFireability-09 5982516 m, 60540 m/sec, 37061704 t fired, .

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 33 (type EXCL) for LeafsetExtension-PT-S32C3-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ 0 1 0 0 4 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 4 (type EXCL) for 3 LeafsetExtension-PT-S32C3-CTLFireability-01
lola: time limit : 1088 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for LeafsetExtension-PT-S32C3-CTLFireability-01
lola: result : false
lola: markings : 12
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 12 (type EXCL) for 9 LeafsetExtension-PT-S32C3-CTLFireability-03
lola: time limit : 1632 sec
lola: memory limit: 32 pages
lola: FINISHED task # 12 (type EXCL) for LeafsetExtension-PT-S32C3-CTLFireability-03
lola: result : false
lola: markings : 12
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 LeafsetExtension-PT-S32C3-CTLFireability-10
lola: time limit : 3265 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for LeafsetExtension-PT-S32C3-CTLFireability-10
lola: result : true
lola: markings : 12
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S32C3-CTLFireability-00: CTL unknown AGGR
LeafsetExtension-PT-S32C3-CTLFireability-01: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-03: DISJ unknown DISJ
LeafsetExtension-PT-S32C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-07: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-09: CTL unknown AGGR
LeafsetExtension-PT-S32C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S32C3-CTLFireability-14: EG true state space / EG
LeafsetExtension-PT-S32C3-CTLFireability-15: CTL unknown AGGR


Time elapsed: 335 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LeafsetExtension-PT-S32C3"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is LeafsetExtension-PT-S32C3, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416200506"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/LeafsetExtension-PT-S32C3.tgz
mv LeafsetExtension-PT-S32C3 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;