About the Execution of LoLa+red for LeafsetExtension-PT-S16C4
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2402.016 | 398080.00 | 408795.00 | 1256.60 | F?TFT?T?TFT?TTTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416100490.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is LeafsetExtension-PT-S16C4, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416100490
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 14K Feb 25 16:52 CTLCardinality.txt
-rw-r--r-- 1 mcc users 96K Feb 25 16:52 CTLCardinality.xml
-rw-r--r-- 1 mcc users 15K Feb 25 16:51 CTLFireability.txt
-rw-r--r-- 1 mcc users 86K Feb 25 16:51 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.5K Feb 25 16:21 LTLCardinality.txt
-rw-r--r-- 1 mcc users 30K Feb 25 16:21 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:21 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:21 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 25 16:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 88K Feb 25 16:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 16K Feb 25 16:52 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Feb 25 16:52 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:21 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.2K Feb 25 16:21 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 905K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLFireability-00
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLFireability-01
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLFireability-02
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLFireability-03
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLFireability-04
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLFireability-05
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLFireability-06
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLFireability-07
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLFireability-08
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLFireability-09
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLFireability-10
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLFireability-11
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLFireability-12
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLFireability-13
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLFireability-14
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679459456917
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LeafsetExtension-PT-S16C4
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 04:30:58] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 04:30:58] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 04:30:58] [INFO ] Load time of PNML (sax parser for PT used): 102 ms
[2023-03-22 04:30:58] [INFO ] Transformed 1542 places.
[2023-03-22 04:30:58] [INFO ] Transformed 1449 transitions.
[2023-03-22 04:30:58] [INFO ] Parsed PT model containing 1542 places and 1449 transitions and 4668 arcs in 170 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 11 ms.
Support contains 213 out of 1542 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1542/1542 places, 1449/1449 transitions.
Reduce places removed 293 places and 0 transitions.
Iterating post reduction 0 with 293 rules applied. Total rules applied 293 place count 1249 transition count 1449
Discarding 226 places :
Symmetric choice reduction at 1 with 226 rule applications. Total rules 519 place count 1023 transition count 1223
Iterating global reduction 1 with 226 rules applied. Total rules applied 745 place count 1023 transition count 1223
Discarding 170 places :
Symmetric choice reduction at 1 with 170 rule applications. Total rules 915 place count 853 transition count 1053
Iterating global reduction 1 with 170 rules applied. Total rules applied 1085 place count 853 transition count 1053
Discarding 140 places :
Symmetric choice reduction at 1 with 140 rule applications. Total rules 1225 place count 713 transition count 913
Iterating global reduction 1 with 140 rules applied. Total rules applied 1365 place count 713 transition count 913
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 1 with 1 rules applied. Total rules applied 1366 place count 712 transition count 913
Applied a total of 1366 rules in 255 ms. Remains 712 /1542 variables (removed 830) and now considering 913/1449 (removed 536) transitions.
// Phase 1: matrix 913 rows 712 cols
[2023-03-22 04:30:59] [INFO ] Computed 53 place invariants in 41 ms
[2023-03-22 04:30:59] [INFO ] Implicit Places using invariants in 501 ms returned [154, 195, 287, 302, 390, 435, 630]
Discarding 7 places :
Implicit Place search using SMT only with invariants took 699 ms to find 7 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 705/1542 places, 913/1449 transitions.
Discarding 33 places :
Symmetric choice reduction at 0 with 33 rule applications. Total rules 33 place count 672 transition count 880
Iterating global reduction 0 with 33 rules applied. Total rules applied 66 place count 672 transition count 880
Applied a total of 66 rules in 22 ms. Remains 672 /705 variables (removed 33) and now considering 880/913 (removed 33) transitions.
// Phase 1: matrix 880 rows 672 cols
[2023-03-22 04:30:59] [INFO ] Computed 46 place invariants in 22 ms
[2023-03-22 04:30:59] [INFO ] Implicit Places using invariants in 197 ms returned []
[2023-03-22 04:30:59] [INFO ] Invariant cache hit.
[2023-03-22 04:31:00] [INFO ] Implicit Places using invariants and state equation in 610 ms returned []
Implicit Place search using SMT with State Equation took 809 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 672/1542 places, 880/1449 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 1787 ms. Remains : 672/1542 places, 880/1449 transitions.
Support contains 213 out of 672 places after structural reductions.
[2023-03-22 04:31:00] [INFO ] Flatten gal took : 80 ms
[2023-03-22 04:31:00] [INFO ] Flatten gal took : 48 ms
[2023-03-22 04:31:00] [INFO ] Input system was already deterministic with 880 transitions.
Support contains 211 out of 672 places (down from 213) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 294 resets, run finished after 533 ms. (steps per millisecond=18 ) properties (out of 134) seen :120
Incomplete Best-First random walk after 10000 steps, including 29 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 32 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 14) seen :1
Incomplete Best-First random walk after 10001 steps, including 28 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 16 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 17 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 29 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 29 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 32 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 17 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 16 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 33 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 13) seen :1
Incomplete Best-First random walk after 10001 steps, including 13 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 29 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 33 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 12) seen :0
Running SMT prover for 12 properties.
[2023-03-22 04:31:01] [INFO ] Invariant cache hit.
[2023-03-22 04:31:02] [INFO ] [Real]Absence check using 0 positive and 46 generalized place invariants in 17 ms returned sat
[2023-03-22 04:31:03] [INFO ] After 647ms SMT Verify possible using state equation in real domain returned unsat :1 sat :8 real:3
[2023-03-22 04:31:03] [INFO ] After 1086ms SMT Verify possible using trap constraints in real domain returned unsat :1 sat :7 real:4
Attempting to minimize the solution found.
Minimization took 229 ms.
[2023-03-22 04:31:03] [INFO ] After 2005ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :7 real:4
[2023-03-22 04:31:03] [INFO ] [Nat]Absence check using 0 positive and 46 generalized place invariants in 16 ms returned sat
[2023-03-22 04:31:04] [INFO ] After 557ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :11
[2023-03-22 04:31:05] [INFO ] After 1148ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :11
Attempting to minimize the solution found.
Minimization took 313 ms.
[2023-03-22 04:31:05] [INFO ] After 1776ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :11
Fused 12 Parikh solutions to 11 different solutions.
Parikh walk visited 9 properties in 17 ms.
Support contains 10 out of 672 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 672/672 places, 880/880 transitions.
Graph (complete) has 1587 edges and 672 vertex of which 380 are kept as prefixes of interest. Removing 292 places using SCC suffix rule.2 ms
Discarding 292 places :
Also discarding 256 output transitions
Drop transitions removed 256 transitions
Drop transitions removed 127 transitions
Reduce isomorphic transitions removed 127 transitions.
Drop transitions removed 64 transitions
Trivial Post-agglo rules discarded 64 transitions
Performed 64 trivial Post agglomeration. Transition count delta: 64
Iterating post reduction 0 with 191 rules applied. Total rules applied 192 place count 380 transition count 433
Reduce places removed 71 places and 0 transitions.
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 1 with 88 rules applied. Total rules applied 280 place count 309 transition count 416
Reduce places removed 10 places and 0 transitions.
Performed 11 Post agglomeration using F-continuation condition.Transition count delta: 11
Iterating post reduction 2 with 21 rules applied. Total rules applied 301 place count 299 transition count 405
Reduce places removed 11 places and 0 transitions.
Iterating post reduction 3 with 11 rules applied. Total rules applied 312 place count 288 transition count 405
Performed 16 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 16 Pre rules applied. Total rules applied 312 place count 288 transition count 389
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 4 with 32 rules applied. Total rules applied 344 place count 272 transition count 389
Discarding 41 places :
Symmetric choice reduction at 4 with 41 rule applications. Total rules 385 place count 231 transition count 348
Iterating global reduction 4 with 41 rules applied. Total rules applied 426 place count 231 transition count 348
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 4 with 5 rules applied. Total rules applied 431 place count 231 transition count 343
Discarding 4 places :
Symmetric choice reduction at 5 with 4 rule applications. Total rules 435 place count 227 transition count 339
Iterating global reduction 5 with 4 rules applied. Total rules applied 439 place count 227 transition count 339
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 5 with 1 rules applied. Total rules applied 440 place count 226 transition count 339
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 440 place count 226 transition count 338
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 442 place count 225 transition count 338
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 443 place count 224 transition count 337
Iterating global reduction 6 with 1 rules applied. Total rules applied 444 place count 224 transition count 337
Performed 35 Post agglomeration using F-continuation condition.Transition count delta: 35
Deduced a syphon composed of 35 places in 0 ms
Reduce places removed 35 places and 0 transitions.
Iterating global reduction 6 with 70 rules applied. Total rules applied 514 place count 189 transition count 302
Discarding 13 places :
Symmetric choice reduction at 6 with 13 rule applications. Total rules 527 place count 176 transition count 289
Iterating global reduction 6 with 13 rules applied. Total rules applied 540 place count 176 transition count 289
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 6 with 9 rules applied. Total rules applied 549 place count 176 transition count 280
Free-agglomeration rule applied 36 times.
Iterating global reduction 6 with 36 rules applied. Total rules applied 585 place count 176 transition count 244
Reduce places removed 36 places and 0 transitions.
Iterating post reduction 6 with 36 rules applied. Total rules applied 621 place count 140 transition count 244
Free-agglomeration rule (complex) applied 3 times.
Iterating global reduction 7 with 3 rules applied. Total rules applied 624 place count 140 transition count 241
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 7 with 3 rules applied. Total rules applied 627 place count 137 transition count 241
Partial Free-agglomeration rule applied 23 times.
Drop transitions removed 23 transitions
Iterating global reduction 8 with 23 rules applied. Total rules applied 650 place count 137 transition count 241
Applied a total of 650 rules in 105 ms. Remains 137 /672 variables (removed 535) and now considering 241/880 (removed 639) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 105 ms. Remains : 137/672 places, 241/880 transitions.
Incomplete random walk after 10000 steps, including 937 resets, run finished after 86 ms. (steps per millisecond=116 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 36 resets, run finished after 8 ms. (steps per millisecond=1250 ) properties (out of 2) seen :1
Incomplete Best-First random walk after 10001 steps, including 46 resets, run finished after 8 ms. (steps per millisecond=1250 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 241 rows 137 cols
[2023-03-22 04:31:05] [INFO ] Computed 24 place invariants in 2 ms
[2023-03-22 04:31:05] [INFO ] [Real]Absence check using 0 positive and 24 generalized place invariants in 5 ms returned sat
[2023-03-22 04:31:05] [INFO ] After 45ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-22 04:31:05] [INFO ] After 56ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 7 ms.
[2023-03-22 04:31:05] [INFO ] After 101ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 1 ms.
Support contains 6 out of 137 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 137/137 places, 241/241 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 137 transition count 240
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 136 transition count 240
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 3 place count 135 transition count 239
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 135 transition count 239
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 6 place count 134 transition count 238
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 0 with 2 rules applied. Total rules applied 8 place count 134 transition count 238
Applied a total of 8 rules in 21 ms. Remains 134 /137 variables (removed 3) and now considering 238/241 (removed 3) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 21 ms. Remains : 134/137 places, 238/241 transitions.
Incomplete random walk after 10000 steps, including 957 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 49 resets, run finished after 7 ms. (steps per millisecond=1428 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 1647875 steps, run timeout after 3001 ms. (steps per millisecond=549 ) properties seen :{}
Probabilistic random walk after 1647875 steps, saw 350324 distinct states, run finished after 3002 ms. (steps per millisecond=548 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 238 rows 134 cols
[2023-03-22 04:31:08] [INFO ] Computed 24 place invariants in 4 ms
[2023-03-22 04:31:08] [INFO ] [Real]Absence check using 0 positive and 24 generalized place invariants in 6 ms returned sat
[2023-03-22 04:31:09] [INFO ] After 54ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-22 04:31:09] [INFO ] After 68ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 11 ms.
[2023-03-22 04:31:09] [INFO ] After 124ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :1
Finished Parikh walk after 12 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=12 )
Parikh walk visited 1 properties in 0 ms.
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-22 04:31:09] [INFO ] Flatten gal took : 35 ms
[2023-03-22 04:31:09] [INFO ] Flatten gal took : 33 ms
[2023-03-22 04:31:09] [INFO ] Input system was already deterministic with 880 transitions.
Computed a total of 672 stabilizing places and 880 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 672 transition count 880
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 2 formulas.
Starting structural reductions in LTL mode, iteration 0 : 672/672 places, 880/880 transitions.
Discarding 86 places :
Symmetric choice reduction at 0 with 86 rule applications. Total rules 86 place count 586 transition count 794
Iterating global reduction 0 with 86 rules applied. Total rules applied 172 place count 586 transition count 794
Discarding 66 places :
Symmetric choice reduction at 0 with 66 rule applications. Total rules 238 place count 520 transition count 728
Iterating global reduction 0 with 66 rules applied. Total rules applied 304 place count 520 transition count 728
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 308 place count 516 transition count 728
Discarding 51 places :
Symmetric choice reduction at 1 with 51 rule applications. Total rules 359 place count 465 transition count 677
Iterating global reduction 1 with 51 rules applied. Total rules applied 410 place count 465 transition count 677
Discarding 19 places :
Implicit places reduction removed 19 places
Iterating post reduction 1 with 19 rules applied. Total rules applied 429 place count 446 transition count 677
Discarding 32 places :
Symmetric choice reduction at 2 with 32 rule applications. Total rules 461 place count 414 transition count 645
Iterating global reduction 2 with 32 rules applied. Total rules applied 493 place count 414 transition count 645
Discarding 23 places :
Symmetric choice reduction at 2 with 23 rule applications. Total rules 516 place count 391 transition count 622
Iterating global reduction 2 with 23 rules applied. Total rules applied 539 place count 391 transition count 622
Discarding 23 places :
Symmetric choice reduction at 2 with 23 rule applications. Total rules 562 place count 368 transition count 599
Iterating global reduction 2 with 23 rules applied. Total rules applied 585 place count 368 transition count 599
Discarding 37 places :
Symmetric choice reduction at 2 with 37 rule applications. Total rules 622 place count 331 transition count 562
Iterating global reduction 2 with 37 rules applied. Total rules applied 659 place count 331 transition count 562
Discarding 115 places :
Symmetric choice reduction at 2 with 115 rule applications. Total rules 774 place count 216 transition count 447
Iterating global reduction 2 with 115 rules applied. Total rules applied 889 place count 216 transition count 447
Applied a total of 889 rules in 93 ms. Remains 216 /672 variables (removed 456) and now considering 447/880 (removed 433) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 95 ms. Remains : 216/672 places, 447/880 transitions.
[2023-03-22 04:31:09] [INFO ] Flatten gal took : 13 ms
[2023-03-22 04:31:09] [INFO ] Flatten gal took : 12 ms
[2023-03-22 04:31:09] [INFO ] Input system was already deterministic with 447 transitions.
Starting structural reductions in LTL mode, iteration 0 : 672/672 places, 880/880 transitions.
Discarding 89 places :
Symmetric choice reduction at 0 with 89 rule applications. Total rules 89 place count 583 transition count 791
Iterating global reduction 0 with 89 rules applied. Total rules applied 178 place count 583 transition count 791
Discarding 67 places :
Symmetric choice reduction at 0 with 67 rule applications. Total rules 245 place count 516 transition count 724
Iterating global reduction 0 with 67 rules applied. Total rules applied 312 place count 516 transition count 724
Discarding 5 places :
Implicit places reduction removed 5 places
Iterating post reduction 0 with 5 rules applied. Total rules applied 317 place count 511 transition count 724
Discarding 51 places :
Symmetric choice reduction at 1 with 51 rule applications. Total rules 368 place count 460 transition count 673
Iterating global reduction 1 with 51 rules applied. Total rules applied 419 place count 460 transition count 673
Discarding 17 places :
Implicit places reduction removed 17 places
Iterating post reduction 1 with 17 rules applied. Total rules applied 436 place count 443 transition count 673
Discarding 32 places :
Symmetric choice reduction at 2 with 32 rule applications. Total rules 468 place count 411 transition count 641
Iterating global reduction 2 with 32 rules applied. Total rules applied 500 place count 411 transition count 641
Discarding 21 places :
Symmetric choice reduction at 2 with 21 rule applications. Total rules 521 place count 390 transition count 620
Iterating global reduction 2 with 21 rules applied. Total rules applied 542 place count 390 transition count 620
Discarding 21 places :
Symmetric choice reduction at 2 with 21 rule applications. Total rules 563 place count 369 transition count 599
Iterating global reduction 2 with 21 rules applied. Total rules applied 584 place count 369 transition count 599
Discarding 40 places :
Symmetric choice reduction at 2 with 40 rule applications. Total rules 624 place count 329 transition count 559
Iterating global reduction 2 with 40 rules applied. Total rules applied 664 place count 329 transition count 559
Discarding 94 places :
Symmetric choice reduction at 2 with 94 rule applications. Total rules 758 place count 235 transition count 465
Iterating global reduction 2 with 94 rules applied. Total rules applied 852 place count 235 transition count 465
Applied a total of 852 rules in 117 ms. Remains 235 /672 variables (removed 437) and now considering 465/880 (removed 415) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 117 ms. Remains : 235/672 places, 465/880 transitions.
[2023-03-22 04:31:09] [INFO ] Flatten gal took : 15 ms
[2023-03-22 04:31:09] [INFO ] Flatten gal took : 15 ms
[2023-03-22 04:31:09] [INFO ] Input system was already deterministic with 465 transitions.
Starting structural reductions in LTL mode, iteration 0 : 672/672 places, 880/880 transitions.
Discarding 96 places :
Symmetric choice reduction at 0 with 96 rule applications. Total rules 96 place count 576 transition count 784
Iterating global reduction 0 with 96 rules applied. Total rules applied 192 place count 576 transition count 784
Discarding 76 places :
Symmetric choice reduction at 0 with 76 rule applications. Total rules 268 place count 500 transition count 708
Iterating global reduction 0 with 76 rules applied. Total rules applied 344 place count 500 transition count 708
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 348 place count 496 transition count 708
Discarding 56 places :
Symmetric choice reduction at 1 with 56 rule applications. Total rules 404 place count 440 transition count 652
Iterating global reduction 1 with 56 rules applied. Total rules applied 460 place count 440 transition count 652
Discarding 26 places :
Implicit places reduction removed 26 places
Iterating post reduction 1 with 26 rules applied. Total rules applied 486 place count 414 transition count 652
Discarding 42 places :
Symmetric choice reduction at 2 with 42 rule applications. Total rules 528 place count 372 transition count 610
Iterating global reduction 2 with 42 rules applied. Total rules applied 570 place count 372 transition count 610
Discarding 30 places :
Symmetric choice reduction at 2 with 30 rule applications. Total rules 600 place count 342 transition count 580
Iterating global reduction 2 with 30 rules applied. Total rules applied 630 place count 342 transition count 580
Discarding 30 places :
Symmetric choice reduction at 2 with 30 rule applications. Total rules 660 place count 312 transition count 550
Iterating global reduction 2 with 30 rules applied. Total rules applied 690 place count 312 transition count 550
Discarding 47 places :
Symmetric choice reduction at 2 with 47 rule applications. Total rules 737 place count 265 transition count 503
Iterating global reduction 2 with 47 rules applied. Total rules applied 784 place count 265 transition count 503
Discarding 155 places :
Symmetric choice reduction at 2 with 155 rule applications. Total rules 939 place count 110 transition count 348
Iterating global reduction 2 with 155 rules applied. Total rules applied 1094 place count 110 transition count 348
Applied a total of 1094 rules in 148 ms. Remains 110 /672 variables (removed 562) and now considering 348/880 (removed 532) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 163 ms. Remains : 110/672 places, 348/880 transitions.
[2023-03-22 04:31:09] [INFO ] Flatten gal took : 8 ms
[2023-03-22 04:31:09] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:31:09] [INFO ] Input system was already deterministic with 348 transitions.
Starting structural reductions in LTL mode, iteration 0 : 672/672 places, 880/880 transitions.
Discarding 96 places :
Symmetric choice reduction at 0 with 96 rule applications. Total rules 96 place count 576 transition count 784
Iterating global reduction 0 with 96 rules applied. Total rules applied 192 place count 576 transition count 784
Discarding 74 places :
Symmetric choice reduction at 0 with 74 rule applications. Total rules 266 place count 502 transition count 710
Iterating global reduction 0 with 74 rules applied. Total rules applied 340 place count 502 transition count 710
Discarding 5 places :
Implicit places reduction removed 5 places
Iterating post reduction 0 with 5 rules applied. Total rules applied 345 place count 497 transition count 710
Discarding 55 places :
Symmetric choice reduction at 1 with 55 rule applications. Total rules 400 place count 442 transition count 655
Iterating global reduction 1 with 55 rules applied. Total rules applied 455 place count 442 transition count 655
Discarding 23 places :
Implicit places reduction removed 23 places
Iterating post reduction 1 with 23 rules applied. Total rules applied 478 place count 419 transition count 655
Discarding 39 places :
Symmetric choice reduction at 2 with 39 rule applications. Total rules 517 place count 380 transition count 616
Iterating global reduction 2 with 39 rules applied. Total rules applied 556 place count 380 transition count 616
Discarding 28 places :
Symmetric choice reduction at 2 with 28 rule applications. Total rules 584 place count 352 transition count 588
Iterating global reduction 2 with 28 rules applied. Total rules applied 612 place count 352 transition count 588
Discarding 28 places :
Symmetric choice reduction at 2 with 28 rule applications. Total rules 640 place count 324 transition count 560
Iterating global reduction 2 with 28 rules applied. Total rules applied 668 place count 324 transition count 560
Discarding 47 places :
Symmetric choice reduction at 2 with 47 rule applications. Total rules 715 place count 277 transition count 513
Iterating global reduction 2 with 47 rules applied. Total rules applied 762 place count 277 transition count 513
Discarding 140 places :
Symmetric choice reduction at 2 with 140 rule applications. Total rules 902 place count 137 transition count 373
Iterating global reduction 2 with 140 rules applied. Total rules applied 1042 place count 137 transition count 373
Applied a total of 1042 rules in 126 ms. Remains 137 /672 variables (removed 535) and now considering 373/880 (removed 507) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 126 ms. Remains : 137/672 places, 373/880 transitions.
[2023-03-22 04:31:10] [INFO ] Flatten gal took : 21 ms
[2023-03-22 04:31:10] [INFO ] Flatten gal took : 12 ms
[2023-03-22 04:31:10] [INFO ] Input system was already deterministic with 373 transitions.
Starting structural reductions in LTL mode, iteration 0 : 672/672 places, 880/880 transitions.
Discarding 93 places :
Symmetric choice reduction at 0 with 93 rule applications. Total rules 93 place count 579 transition count 787
Iterating global reduction 0 with 93 rules applied. Total rules applied 186 place count 579 transition count 787
Discarding 74 places :
Symmetric choice reduction at 0 with 74 rule applications. Total rules 260 place count 505 transition count 713
Iterating global reduction 0 with 74 rules applied. Total rules applied 334 place count 505 transition count 713
Discarding 5 places :
Implicit places reduction removed 5 places
Iterating post reduction 0 with 5 rules applied. Total rules applied 339 place count 500 transition count 713
Discarding 54 places :
Symmetric choice reduction at 1 with 54 rule applications. Total rules 393 place count 446 transition count 659
Iterating global reduction 1 with 54 rules applied. Total rules applied 447 place count 446 transition count 659
Discarding 22 places :
Implicit places reduction removed 22 places
Iterating post reduction 1 with 22 rules applied. Total rules applied 469 place count 424 transition count 659
Discarding 38 places :
Symmetric choice reduction at 2 with 38 rule applications. Total rules 507 place count 386 transition count 621
Iterating global reduction 2 with 38 rules applied. Total rules applied 545 place count 386 transition count 621
Discarding 26 places :
Symmetric choice reduction at 2 with 26 rule applications. Total rules 571 place count 360 transition count 595
Iterating global reduction 2 with 26 rules applied. Total rules applied 597 place count 360 transition count 595
Discarding 26 places :
Symmetric choice reduction at 2 with 26 rule applications. Total rules 623 place count 334 transition count 569
Iterating global reduction 2 with 26 rules applied. Total rules applied 649 place count 334 transition count 569
Discarding 44 places :
Symmetric choice reduction at 2 with 44 rule applications. Total rules 693 place count 290 transition count 525
Iterating global reduction 2 with 44 rules applied. Total rules applied 737 place count 290 transition count 525
Discarding 126 places :
Symmetric choice reduction at 2 with 126 rule applications. Total rules 863 place count 164 transition count 399
Iterating global reduction 2 with 126 rules applied. Total rules applied 989 place count 164 transition count 399
Applied a total of 989 rules in 110 ms. Remains 164 /672 variables (removed 508) and now considering 399/880 (removed 481) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 110 ms. Remains : 164/672 places, 399/880 transitions.
[2023-03-22 04:31:10] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:31:10] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:31:10] [INFO ] Input system was already deterministic with 399 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 672/672 places, 880/880 transitions.
Graph (complete) has 1912 edges and 672 vertex of which 671 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.5 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 137 transitions
Trivial Post-agglo rules discarded 137 transitions
Performed 137 trivial Post agglomeration. Transition count delta: 137
Iterating post reduction 0 with 137 rules applied. Total rules applied 138 place count 671 transition count 742
Reduce places removed 137 places and 0 transitions.
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Iterating post reduction 1 with 145 rules applied. Total rules applied 283 place count 534 transition count 734
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 291 place count 526 transition count 734
Performed 33 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 33 Pre rules applied. Total rules applied 291 place count 526 transition count 701
Deduced a syphon composed of 33 places in 0 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 3 with 66 rules applied. Total rules applied 357 place count 493 transition count 701
Discarding 52 places :
Symmetric choice reduction at 3 with 52 rule applications. Total rules 409 place count 441 transition count 649
Iterating global reduction 3 with 52 rules applied. Total rules applied 461 place count 441 transition count 649
Discarding 9 places :
Symmetric choice reduction at 3 with 9 rule applications. Total rules 470 place count 432 transition count 640
Iterating global reduction 3 with 9 rules applied. Total rules applied 479 place count 432 transition count 640
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 3 with 1 rules applied. Total rules applied 480 place count 431 transition count 640
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 480 place count 431 transition count 639
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 482 place count 430 transition count 639
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 483 place count 429 transition count 638
Iterating global reduction 4 with 1 rules applied. Total rules applied 484 place count 429 transition count 638
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 485 place count 428 transition count 637
Iterating global reduction 4 with 1 rules applied. Total rules applied 486 place count 428 transition count 637
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 489 place count 425 transition count 634
Iterating global reduction 4 with 3 rules applied. Total rules applied 492 place count 425 transition count 634
Performed 78 Post agglomeration using F-continuation condition.Transition count delta: 78
Deduced a syphon composed of 78 places in 0 ms
Reduce places removed 78 places and 0 transitions.
Iterating global reduction 4 with 156 rules applied. Total rules applied 648 place count 347 transition count 556
Discarding 27 places :
Symmetric choice reduction at 4 with 27 rule applications. Total rules 675 place count 320 transition count 529
Iterating global reduction 4 with 27 rules applied. Total rules applied 702 place count 320 transition count 529
Applied a total of 702 rules in 183 ms. Remains 320 /672 variables (removed 352) and now considering 529/880 (removed 351) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 183 ms. Remains : 320/672 places, 529/880 transitions.
[2023-03-22 04:31:10] [INFO ] Flatten gal took : 23 ms
[2023-03-22 04:31:10] [INFO ] Flatten gal took : 13 ms
[2023-03-22 04:31:10] [INFO ] Input system was already deterministic with 529 transitions.
Starting structural reductions in LTL mode, iteration 0 : 672/672 places, 880/880 transitions.
Discarding 95 places :
Symmetric choice reduction at 0 with 95 rule applications. Total rules 95 place count 577 transition count 785
Iterating global reduction 0 with 95 rules applied. Total rules applied 190 place count 577 transition count 785
Discarding 74 places :
Symmetric choice reduction at 0 with 74 rule applications. Total rules 264 place count 503 transition count 711
Iterating global reduction 0 with 74 rules applied. Total rules applied 338 place count 503 transition count 711
Discarding 5 places :
Implicit places reduction removed 5 places
Iterating post reduction 0 with 5 rules applied. Total rules applied 343 place count 498 transition count 711
Discarding 54 places :
Symmetric choice reduction at 1 with 54 rule applications. Total rules 397 place count 444 transition count 657
Iterating global reduction 1 with 54 rules applied. Total rules applied 451 place count 444 transition count 657
Discarding 23 places :
Implicit places reduction removed 23 places
Iterating post reduction 1 with 23 rules applied. Total rules applied 474 place count 421 transition count 657
Discarding 40 places :
Symmetric choice reduction at 2 with 40 rule applications. Total rules 514 place count 381 transition count 617
Iterating global reduction 2 with 40 rules applied. Total rules applied 554 place count 381 transition count 617
Discarding 28 places :
Symmetric choice reduction at 2 with 28 rule applications. Total rules 582 place count 353 transition count 589
Iterating global reduction 2 with 28 rules applied. Total rules applied 610 place count 353 transition count 589
Discarding 28 places :
Symmetric choice reduction at 2 with 28 rule applications. Total rules 638 place count 325 transition count 561
Iterating global reduction 2 with 28 rules applied. Total rules applied 666 place count 325 transition count 561
Discarding 47 places :
Symmetric choice reduction at 2 with 47 rule applications. Total rules 713 place count 278 transition count 514
Iterating global reduction 2 with 47 rules applied. Total rules applied 760 place count 278 transition count 514
Discarding 139 places :
Symmetric choice reduction at 2 with 139 rule applications. Total rules 899 place count 139 transition count 375
Iterating global reduction 2 with 139 rules applied. Total rules applied 1038 place count 139 transition count 375
Applied a total of 1038 rules in 56 ms. Remains 139 /672 variables (removed 533) and now considering 375/880 (removed 505) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 56 ms. Remains : 139/672 places, 375/880 transitions.
[2023-03-22 04:31:10] [INFO ] Flatten gal took : 8 ms
[2023-03-22 04:31:10] [INFO ] Flatten gal took : 8 ms
[2023-03-22 04:31:10] [INFO ] Input system was already deterministic with 375 transitions.
Starting structural reductions in LTL mode, iteration 0 : 672/672 places, 880/880 transitions.
Discarding 90 places :
Symmetric choice reduction at 0 with 90 rule applications. Total rules 90 place count 582 transition count 790
Iterating global reduction 0 with 90 rules applied. Total rules applied 180 place count 582 transition count 790
Discarding 73 places :
Symmetric choice reduction at 0 with 73 rule applications. Total rules 253 place count 509 transition count 717
Iterating global reduction 0 with 73 rules applied. Total rules applied 326 place count 509 transition count 717
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 330 place count 505 transition count 717
Discarding 52 places :
Symmetric choice reduction at 1 with 52 rule applications. Total rules 382 place count 453 transition count 665
Iterating global reduction 1 with 52 rules applied. Total rules applied 434 place count 453 transition count 665
Discarding 21 places :
Implicit places reduction removed 21 places
Iterating post reduction 1 with 21 rules applied. Total rules applied 455 place count 432 transition count 665
Discarding 36 places :
Symmetric choice reduction at 2 with 36 rule applications. Total rules 491 place count 396 transition count 629
Iterating global reduction 2 with 36 rules applied. Total rules applied 527 place count 396 transition count 629
Discarding 25 places :
Symmetric choice reduction at 2 with 25 rule applications. Total rules 552 place count 371 transition count 604
Iterating global reduction 2 with 25 rules applied. Total rules applied 577 place count 371 transition count 604
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 601 place count 347 transition count 580
Iterating global reduction 2 with 24 rules applied. Total rules applied 625 place count 347 transition count 580
Discarding 38 places :
Symmetric choice reduction at 2 with 38 rule applications. Total rules 663 place count 309 transition count 542
Iterating global reduction 2 with 38 rules applied. Total rules applied 701 place count 309 transition count 542
Discarding 117 places :
Symmetric choice reduction at 2 with 117 rule applications. Total rules 818 place count 192 transition count 425
Iterating global reduction 2 with 117 rules applied. Total rules applied 935 place count 192 transition count 425
Applied a total of 935 rules in 73 ms. Remains 192 /672 variables (removed 480) and now considering 425/880 (removed 455) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 73 ms. Remains : 192/672 places, 425/880 transitions.
[2023-03-22 04:31:10] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:31:10] [INFO ] Flatten gal took : 10 ms
[2023-03-22 04:31:10] [INFO ] Input system was already deterministic with 425 transitions.
Starting structural reductions in LTL mode, iteration 0 : 672/672 places, 880/880 transitions.
Discarding 88 places :
Symmetric choice reduction at 0 with 88 rule applications. Total rules 88 place count 584 transition count 792
Iterating global reduction 0 with 88 rules applied. Total rules applied 176 place count 584 transition count 792
Discarding 69 places :
Symmetric choice reduction at 0 with 69 rule applications. Total rules 245 place count 515 transition count 723
Iterating global reduction 0 with 69 rules applied. Total rules applied 314 place count 515 transition count 723
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 318 place count 511 transition count 723
Discarding 49 places :
Symmetric choice reduction at 1 with 49 rule applications. Total rules 367 place count 462 transition count 674
Iterating global reduction 1 with 49 rules applied. Total rules applied 416 place count 462 transition count 674
Discarding 19 places :
Implicit places reduction removed 19 places
Iterating post reduction 1 with 19 rules applied. Total rules applied 435 place count 443 transition count 674
Discarding 33 places :
Symmetric choice reduction at 2 with 33 rule applications. Total rules 468 place count 410 transition count 641
Iterating global reduction 2 with 33 rules applied. Total rules applied 501 place count 410 transition count 641
Discarding 23 places :
Symmetric choice reduction at 2 with 23 rule applications. Total rules 524 place count 387 transition count 618
Iterating global reduction 2 with 23 rules applied. Total rules applied 547 place count 387 transition count 618
Discarding 23 places :
Symmetric choice reduction at 2 with 23 rule applications. Total rules 570 place count 364 transition count 595
Iterating global reduction 2 with 23 rules applied. Total rules applied 593 place count 364 transition count 595
Discarding 38 places :
Symmetric choice reduction at 2 with 38 rule applications. Total rules 631 place count 326 transition count 557
Iterating global reduction 2 with 38 rules applied. Total rules applied 669 place count 326 transition count 557
Discarding 111 places :
Symmetric choice reduction at 2 with 111 rule applications. Total rules 780 place count 215 transition count 446
Iterating global reduction 2 with 111 rules applied. Total rules applied 891 place count 215 transition count 446
Applied a total of 891 rules in 74 ms. Remains 215 /672 variables (removed 457) and now considering 446/880 (removed 434) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 74 ms. Remains : 215/672 places, 446/880 transitions.
[2023-03-22 04:31:10] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:31:10] [INFO ] Flatten gal took : 11 ms
[2023-03-22 04:31:10] [INFO ] Input system was already deterministic with 446 transitions.
Starting structural reductions in LTL mode, iteration 0 : 672/672 places, 880/880 transitions.
Discarding 85 places :
Symmetric choice reduction at 0 with 85 rule applications. Total rules 85 place count 587 transition count 795
Iterating global reduction 0 with 85 rules applied. Total rules applied 170 place count 587 transition count 795
Discarding 65 places :
Symmetric choice reduction at 0 with 65 rule applications. Total rules 235 place count 522 transition count 730
Iterating global reduction 0 with 65 rules applied. Total rules applied 300 place count 522 transition count 730
Discarding 3 places :
Implicit places reduction removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 303 place count 519 transition count 730
Discarding 45 places :
Symmetric choice reduction at 1 with 45 rule applications. Total rules 348 place count 474 transition count 685
Iterating global reduction 1 with 45 rules applied. Total rules applied 393 place count 474 transition count 685
Discarding 15 places :
Implicit places reduction removed 15 places
Iterating post reduction 1 with 15 rules applied. Total rules applied 408 place count 459 transition count 685
Discarding 30 places :
Symmetric choice reduction at 2 with 30 rule applications. Total rules 438 place count 429 transition count 655
Iterating global reduction 2 with 30 rules applied. Total rules applied 468 place count 429 transition count 655
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 485 place count 412 transition count 638
Iterating global reduction 2 with 17 rules applied. Total rules applied 502 place count 412 transition count 638
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 519 place count 395 transition count 621
Iterating global reduction 2 with 17 rules applied. Total rules applied 536 place count 395 transition count 621
Discarding 23 places :
Symmetric choice reduction at 2 with 23 rule applications. Total rules 559 place count 372 transition count 598
Iterating global reduction 2 with 23 rules applied. Total rules applied 582 place count 372 transition count 598
Discarding 85 places :
Symmetric choice reduction at 2 with 85 rule applications. Total rules 667 place count 287 transition count 513
Iterating global reduction 2 with 85 rules applied. Total rules applied 752 place count 287 transition count 513
Applied a total of 752 rules in 93 ms. Remains 287 /672 variables (removed 385) and now considering 513/880 (removed 367) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 93 ms. Remains : 287/672 places, 513/880 transitions.
[2023-03-22 04:31:11] [INFO ] Flatten gal took : 28 ms
[2023-03-22 04:31:11] [INFO ] Flatten gal took : 13 ms
[2023-03-22 04:31:11] [INFO ] Input system was already deterministic with 513 transitions.
Starting structural reductions in LTL mode, iteration 0 : 672/672 places, 880/880 transitions.
Discarding 93 places :
Symmetric choice reduction at 0 with 93 rule applications. Total rules 93 place count 579 transition count 787
Iterating global reduction 0 with 93 rules applied. Total rules applied 186 place count 579 transition count 787
Discarding 72 places :
Symmetric choice reduction at 0 with 72 rule applications. Total rules 258 place count 507 transition count 715
Iterating global reduction 0 with 72 rules applied. Total rules applied 330 place count 507 transition count 715
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 334 place count 503 transition count 715
Discarding 54 places :
Symmetric choice reduction at 1 with 54 rule applications. Total rules 388 place count 449 transition count 661
Iterating global reduction 1 with 54 rules applied. Total rules applied 442 place count 449 transition count 661
Discarding 22 places :
Implicit places reduction removed 22 places
Iterating post reduction 1 with 22 rules applied. Total rules applied 464 place count 427 transition count 661
Discarding 38 places :
Symmetric choice reduction at 2 with 38 rule applications. Total rules 502 place count 389 transition count 623
Iterating global reduction 2 with 38 rules applied. Total rules applied 540 place count 389 transition count 623
Discarding 26 places :
Symmetric choice reduction at 2 with 26 rule applications. Total rules 566 place count 363 transition count 597
Iterating global reduction 2 with 26 rules applied. Total rules applied 592 place count 363 transition count 597
Discarding 26 places :
Symmetric choice reduction at 2 with 26 rule applications. Total rules 618 place count 337 transition count 571
Iterating global reduction 2 with 26 rules applied. Total rules applied 644 place count 337 transition count 571
Discarding 42 places :
Symmetric choice reduction at 2 with 42 rule applications. Total rules 686 place count 295 transition count 529
Iterating global reduction 2 with 42 rules applied. Total rules applied 728 place count 295 transition count 529
Discarding 131 places :
Symmetric choice reduction at 2 with 131 rule applications. Total rules 859 place count 164 transition count 398
Iterating global reduction 2 with 131 rules applied. Total rules applied 990 place count 164 transition count 398
Applied a total of 990 rules in 80 ms. Remains 164 /672 variables (removed 508) and now considering 398/880 (removed 482) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 80 ms. Remains : 164/672 places, 398/880 transitions.
[2023-03-22 04:31:11] [INFO ] Flatten gal took : 10 ms
[2023-03-22 04:31:11] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:31:11] [INFO ] Input system was already deterministic with 398 transitions.
Starting structural reductions in LTL mode, iteration 0 : 672/672 places, 880/880 transitions.
Discarding 91 places :
Symmetric choice reduction at 0 with 91 rule applications. Total rules 91 place count 581 transition count 789
Iterating global reduction 0 with 91 rules applied. Total rules applied 182 place count 581 transition count 789
Discarding 71 places :
Symmetric choice reduction at 0 with 71 rule applications. Total rules 253 place count 510 transition count 718
Iterating global reduction 0 with 71 rules applied. Total rules applied 324 place count 510 transition count 718
Discarding 3 places :
Implicit places reduction removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 327 place count 507 transition count 718
Discarding 53 places :
Symmetric choice reduction at 1 with 53 rule applications. Total rules 380 place count 454 transition count 665
Iterating global reduction 1 with 53 rules applied. Total rules applied 433 place count 454 transition count 665
Discarding 23 places :
Implicit places reduction removed 23 places
Iterating post reduction 1 with 23 rules applied. Total rules applied 456 place count 431 transition count 665
Discarding 36 places :
Symmetric choice reduction at 2 with 36 rule applications. Total rules 492 place count 395 transition count 629
Iterating global reduction 2 with 36 rules applied. Total rules applied 528 place count 395 transition count 629
Discarding 25 places :
Symmetric choice reduction at 2 with 25 rule applications. Total rules 553 place count 370 transition count 604
Iterating global reduction 2 with 25 rules applied. Total rules applied 578 place count 370 transition count 604
Discarding 25 places :
Symmetric choice reduction at 2 with 25 rule applications. Total rules 603 place count 345 transition count 579
Iterating global reduction 2 with 25 rules applied. Total rules applied 628 place count 345 transition count 579
Discarding 33 places :
Symmetric choice reduction at 2 with 33 rule applications. Total rules 661 place count 312 transition count 546
Iterating global reduction 2 with 33 rules applied. Total rules applied 694 place count 312 transition count 546
Discarding 132 places :
Symmetric choice reduction at 2 with 132 rule applications. Total rules 826 place count 180 transition count 414
Iterating global reduction 2 with 132 rules applied. Total rules applied 958 place count 180 transition count 414
Applied a total of 958 rules in 75 ms. Remains 180 /672 variables (removed 492) and now considering 414/880 (removed 466) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 75 ms. Remains : 180/672 places, 414/880 transitions.
[2023-03-22 04:31:11] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:31:11] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:31:11] [INFO ] Input system was already deterministic with 414 transitions.
Starting structural reductions in LTL mode, iteration 0 : 672/672 places, 880/880 transitions.
Discarding 95 places :
Symmetric choice reduction at 0 with 95 rule applications. Total rules 95 place count 577 transition count 785
Iterating global reduction 0 with 95 rules applied. Total rules applied 190 place count 577 transition count 785
Discarding 74 places :
Symmetric choice reduction at 0 with 74 rule applications. Total rules 264 place count 503 transition count 711
Iterating global reduction 0 with 74 rules applied. Total rules applied 338 place count 503 transition count 711
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 342 place count 499 transition count 711
Discarding 56 places :
Symmetric choice reduction at 1 with 56 rule applications. Total rules 398 place count 443 transition count 655
Iterating global reduction 1 with 56 rules applied. Total rules applied 454 place count 443 transition count 655
Discarding 25 places :
Implicit places reduction removed 25 places
Iterating post reduction 1 with 25 rules applied. Total rules applied 479 place count 418 transition count 655
Discarding 41 places :
Symmetric choice reduction at 2 with 41 rule applications. Total rules 520 place count 377 transition count 614
Iterating global reduction 2 with 41 rules applied. Total rules applied 561 place count 377 transition count 614
Discarding 29 places :
Symmetric choice reduction at 2 with 29 rule applications. Total rules 590 place count 348 transition count 585
Iterating global reduction 2 with 29 rules applied. Total rules applied 619 place count 348 transition count 585
Discarding 29 places :
Symmetric choice reduction at 2 with 29 rule applications. Total rules 648 place count 319 transition count 556
Iterating global reduction 2 with 29 rules applied. Total rules applied 677 place count 319 transition count 556
Discarding 42 places :
Symmetric choice reduction at 2 with 42 rule applications. Total rules 719 place count 277 transition count 514
Iterating global reduction 2 with 42 rules applied. Total rules applied 761 place count 277 transition count 514
Discarding 151 places :
Symmetric choice reduction at 2 with 151 rule applications. Total rules 912 place count 126 transition count 363
Iterating global reduction 2 with 151 rules applied. Total rules applied 1063 place count 126 transition count 363
Applied a total of 1063 rules in 80 ms. Remains 126 /672 variables (removed 546) and now considering 363/880 (removed 517) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 80 ms. Remains : 126/672 places, 363/880 transitions.
[2023-03-22 04:31:11] [INFO ] Flatten gal took : 8 ms
[2023-03-22 04:31:11] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:31:11] [INFO ] Input system was already deterministic with 363 transitions.
Starting structural reductions in LTL mode, iteration 0 : 672/672 places, 880/880 transitions.
Discarding 97 places :
Symmetric choice reduction at 0 with 97 rule applications. Total rules 97 place count 575 transition count 783
Iterating global reduction 0 with 97 rules applied. Total rules applied 194 place count 575 transition count 783
Discarding 76 places :
Symmetric choice reduction at 0 with 76 rule applications. Total rules 270 place count 499 transition count 707
Iterating global reduction 0 with 76 rules applied. Total rules applied 346 place count 499 transition count 707
Discarding 5 places :
Implicit places reduction removed 5 places
Iterating post reduction 0 with 5 rules applied. Total rules applied 351 place count 494 transition count 707
Discarding 57 places :
Symmetric choice reduction at 1 with 57 rule applications. Total rules 408 place count 437 transition count 650
Iterating global reduction 1 with 57 rules applied. Total rules applied 465 place count 437 transition count 650
Discarding 26 places :
Implicit places reduction removed 26 places
Iterating post reduction 1 with 26 rules applied. Total rules applied 491 place count 411 transition count 650
Discarding 43 places :
Symmetric choice reduction at 2 with 43 rule applications. Total rules 534 place count 368 transition count 607
Iterating global reduction 2 with 43 rules applied. Total rules applied 577 place count 368 transition count 607
Discarding 31 places :
Symmetric choice reduction at 2 with 31 rule applications. Total rules 608 place count 337 transition count 576
Iterating global reduction 2 with 31 rules applied. Total rules applied 639 place count 337 transition count 576
Discarding 31 places :
Symmetric choice reduction at 2 with 31 rule applications. Total rules 670 place count 306 transition count 545
Iterating global reduction 2 with 31 rules applied. Total rules applied 701 place count 306 transition count 545
Discarding 50 places :
Symmetric choice reduction at 2 with 50 rule applications. Total rules 751 place count 256 transition count 495
Iterating global reduction 2 with 50 rules applied. Total rules applied 801 place count 256 transition count 495
Discarding 157 places :
Symmetric choice reduction at 2 with 157 rule applications. Total rules 958 place count 99 transition count 338
Iterating global reduction 2 with 157 rules applied. Total rules applied 1115 place count 99 transition count 338
Applied a total of 1115 rules in 41 ms. Remains 99 /672 variables (removed 573) and now considering 338/880 (removed 542) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 41 ms. Remains : 99/672 places, 338/880 transitions.
[2023-03-22 04:31:11] [INFO ] Flatten gal took : 7 ms
[2023-03-22 04:31:11] [INFO ] Flatten gal took : 7 ms
[2023-03-22 04:31:11] [INFO ] Input system was already deterministic with 338 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 672/672 places, 880/880 transitions.
Graph (complete) has 1912 edges and 672 vertex of which 671 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.2 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 127 transitions
Trivial Post-agglo rules discarded 127 transitions
Performed 127 trivial Post agglomeration. Transition count delta: 127
Iterating post reduction 0 with 127 rules applied. Total rules applied 128 place count 671 transition count 752
Reduce places removed 127 places and 0 transitions.
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Iterating post reduction 1 with 139 rules applied. Total rules applied 267 place count 544 transition count 740
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 2 with 12 rules applied. Total rules applied 279 place count 532 transition count 740
Performed 33 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 33 Pre rules applied. Total rules applied 279 place count 532 transition count 707
Deduced a syphon composed of 33 places in 1 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 3 with 66 rules applied. Total rules applied 345 place count 499 transition count 707
Discarding 46 places :
Symmetric choice reduction at 3 with 46 rule applications. Total rules 391 place count 453 transition count 661
Iterating global reduction 3 with 46 rules applied. Total rules applied 437 place count 453 transition count 661
Discarding 9 places :
Symmetric choice reduction at 3 with 9 rule applications. Total rules 446 place count 444 transition count 652
Iterating global reduction 3 with 9 rules applied. Total rules applied 455 place count 444 transition count 652
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 3 with 1 rules applied. Total rules applied 456 place count 443 transition count 652
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 456 place count 443 transition count 651
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 458 place count 442 transition count 651
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 459 place count 441 transition count 650
Iterating global reduction 4 with 1 rules applied. Total rules applied 460 place count 441 transition count 650
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 461 place count 440 transition count 649
Iterating global reduction 4 with 1 rules applied. Total rules applied 462 place count 440 transition count 649
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 465 place count 437 transition count 646
Iterating global reduction 4 with 3 rules applied. Total rules applied 468 place count 437 transition count 646
Performed 78 Post agglomeration using F-continuation condition.Transition count delta: 78
Deduced a syphon composed of 78 places in 0 ms
Reduce places removed 78 places and 0 transitions.
Iterating global reduction 4 with 156 rules applied. Total rules applied 624 place count 359 transition count 568
Discarding 27 places :
Symmetric choice reduction at 4 with 27 rule applications. Total rules 651 place count 332 transition count 541
Iterating global reduction 4 with 27 rules applied. Total rules applied 678 place count 332 transition count 541
Applied a total of 678 rules in 81 ms. Remains 332 /672 variables (removed 340) and now considering 541/880 (removed 339) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 81 ms. Remains : 332/672 places, 541/880 transitions.
[2023-03-22 04:31:11] [INFO ] Flatten gal took : 12 ms
[2023-03-22 04:31:11] [INFO ] Flatten gal took : 12 ms
[2023-03-22 04:31:11] [INFO ] Input system was already deterministic with 541 transitions.
Starting structural reductions in LTL mode, iteration 0 : 672/672 places, 880/880 transitions.
Discarding 93 places :
Symmetric choice reduction at 0 with 93 rule applications. Total rules 93 place count 579 transition count 787
Iterating global reduction 0 with 93 rules applied. Total rules applied 186 place count 579 transition count 787
Discarding 73 places :
Symmetric choice reduction at 0 with 73 rule applications. Total rules 259 place count 506 transition count 714
Iterating global reduction 0 with 73 rules applied. Total rules applied 332 place count 506 transition count 714
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 336 place count 502 transition count 714
Discarding 56 places :
Symmetric choice reduction at 1 with 56 rule applications. Total rules 392 place count 446 transition count 658
Iterating global reduction 1 with 56 rules applied. Total rules applied 448 place count 446 transition count 658
Discarding 23 places :
Implicit places reduction removed 23 places
Iterating post reduction 1 with 23 rules applied. Total rules applied 471 place count 423 transition count 658
Discarding 38 places :
Symmetric choice reduction at 2 with 38 rule applications. Total rules 509 place count 385 transition count 620
Iterating global reduction 2 with 38 rules applied. Total rules applied 547 place count 385 transition count 620
Discarding 27 places :
Symmetric choice reduction at 2 with 27 rule applications. Total rules 574 place count 358 transition count 593
Iterating global reduction 2 with 27 rules applied. Total rules applied 601 place count 358 transition count 593
Discarding 27 places :
Symmetric choice reduction at 2 with 27 rule applications. Total rules 628 place count 331 transition count 566
Iterating global reduction 2 with 27 rules applied. Total rules applied 655 place count 331 transition count 566
Discarding 41 places :
Symmetric choice reduction at 2 with 41 rule applications. Total rules 696 place count 290 transition count 525
Iterating global reduction 2 with 41 rules applied. Total rules applied 737 place count 290 transition count 525
Discarding 139 places :
Symmetric choice reduction at 2 with 139 rule applications. Total rules 876 place count 151 transition count 386
Iterating global reduction 2 with 139 rules applied. Total rules applied 1015 place count 151 transition count 386
Applied a total of 1015 rules in 67 ms. Remains 151 /672 variables (removed 521) and now considering 386/880 (removed 494) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 67 ms. Remains : 151/672 places, 386/880 transitions.
[2023-03-22 04:31:11] [INFO ] Flatten gal took : 7 ms
[2023-03-22 04:31:11] [INFO ] Flatten gal took : 12 ms
[2023-03-22 04:31:11] [INFO ] Input system was already deterministic with 386 transitions.
[2023-03-22 04:31:11] [INFO ] Flatten gal took : 19 ms
[2023-03-22 04:31:11] [INFO ] Flatten gal took : 24 ms
[2023-03-22 04:31:11] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-22 04:31:11] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 672 places, 880 transitions and 2818 arcs took 4 ms.
Total runtime 13685 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT LeafsetExtension-PT-S16C4
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability
FORMULA LeafsetExtension-PT-S16C4-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C4-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C4-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C4-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C4-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C4-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C4-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C4-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C4-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C4-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C4-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C4-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679459854997
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 16 (type EXCL) for 15 LeafsetExtension-PT-S16C4-CTLFireability-05
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:663
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 4/189 3/32 LeafsetExtension-PT-S16C4-CTLFireability-05 503930 m, 100786 m/sec, 1883107 t fired, .
Time elapsed: 6 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 9/189 6/32 LeafsetExtension-PT-S16C4-CTLFireability-05 1036487 m, 106511 m/sec, 3925670 t fired, .
Time elapsed: 11 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 14/189 8/32 LeafsetExtension-PT-S16C4-CTLFireability-05 1573274 m, 107357 m/sec, 6007834 t fired, .
Time elapsed: 16 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 19/189 11/32 LeafsetExtension-PT-S16C4-CTLFireability-05 2110424 m, 107430 m/sec, 8168281 t fired, .
Time elapsed: 21 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/189 13/32 LeafsetExtension-PT-S16C4-CTLFireability-05 2566095 m, 91134 m/sec, 10113614 t fired, .
Time elapsed: 27 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/189 15/32 LeafsetExtension-PT-S16C4-CTLFireability-05 2985792 m, 83939 m/sec, 12019492 t fired, .
Time elapsed: 32 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/189 17/32 LeafsetExtension-PT-S16C4-CTLFireability-05 3397023 m, 82246 m/sec, 13917916 t fired, .
Time elapsed: 37 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/189 19/32 LeafsetExtension-PT-S16C4-CTLFireability-05 3799596 m, 80514 m/sec, 15824431 t fired, .
Time elapsed: 42 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 45/189 21/32 LeafsetExtension-PT-S16C4-CTLFireability-05 4187966 m, 77674 m/sec, 17855956 t fired, .
Time elapsed: 47 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 50/189 24/32 LeafsetExtension-PT-S16C4-CTLFireability-05 4646984 m, 91803 m/sec, 19747920 t fired, .
Time elapsed: 52 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 55/189 26/32 LeafsetExtension-PT-S16C4-CTLFireability-05 5121152 m, 94833 m/sec, 21764061 t fired, .
Time elapsed: 57 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 60/189 28/32 LeafsetExtension-PT-S16C4-CTLFireability-05 5539970 m, 83763 m/sec, 23630308 t fired, .
Time elapsed: 62 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 65/189 30/32 LeafsetExtension-PT-S16C4-CTLFireability-05 5957022 m, 83410 m/sec, 25542450 t fired, .
Time elapsed: 67 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 70/189 32/32 LeafsetExtension-PT-S16C4-CTLFireability-05 6379191 m, 84433 m/sec, 27478168 t fired, .
Time elapsed: 72 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for LeafsetExtension-PT-S16C4-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 58 (type EXCL) for 57 LeafsetExtension-PT-S16C4-CTLFireability-15
lola: time limit : 195 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for LeafsetExtension-PT-S16C4-CTLFireability-15
lola: result : true
lola: markings : 50
lola: fired transitions : 68
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 LeafsetExtension-PT-S16C4-CTLFireability-13
lola: time limit : 207 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for LeafsetExtension-PT-S16C4-CTLFireability-13
lola: result : true
lola: markings : 34
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 36 LeafsetExtension-PT-S16C4-CTLFireability-12
lola: time limit : 220 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for LeafsetExtension-PT-S16C4-CTLFireability-12
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 LeafsetExtension-PT-S16C4-CTLFireability-11
lola: time limit : 271 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/271 2/32 LeafsetExtension-PT-S16C4-CTLFireability-11 328862 m, 65772 m/sec, 1288057 t fired, .
Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/271 4/32 LeafsetExtension-PT-S16C4-CTLFireability-11 642524 m, 62732 m/sec, 2544404 t fired, .
Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/271 6/32 LeafsetExtension-PT-S16C4-CTLFireability-11 951380 m, 61771 m/sec, 3776894 t fired, .
Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/271 8/32 LeafsetExtension-PT-S16C4-CTLFireability-11 1254533 m, 60630 m/sec, 5010505 t fired, .
Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/271 10/32 LeafsetExtension-PT-S16C4-CTLFireability-11 1564611 m, 62015 m/sec, 6299212 t fired, .
Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/271 12/32 LeafsetExtension-PT-S16C4-CTLFireability-11 1890890 m, 65255 m/sec, 7617909 t fired, .
Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/271 13/32 LeafsetExtension-PT-S16C4-CTLFireability-11 2195542 m, 60930 m/sec, 8864504 t fired, .
Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 40/271 15/32 LeafsetExtension-PT-S16C4-CTLFireability-11 2509693 m, 62830 m/sec, 10111313 t fired, .
Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 45/271 17/32 LeafsetExtension-PT-S16C4-CTLFireability-11 2810922 m, 60245 m/sec, 11320699 t fired, .
Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 50/271 19/32 LeafsetExtension-PT-S16C4-CTLFireability-11 3116935 m, 61202 m/sec, 12555046 t fired, .
Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 55/271 21/32 LeafsetExtension-PT-S16C4-CTLFireability-11 3411440 m, 58901 m/sec, 13781013 t fired, .
Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 60/271 22/32 LeafsetExtension-PT-S16C4-CTLFireability-11 3727247 m, 63161 m/sec, 15056588 t fired, .
Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 65/271 24/32 LeafsetExtension-PT-S16C4-CTLFireability-11 4029725 m, 60495 m/sec, 16305053 t fired, .
Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 70/271 26/32 LeafsetExtension-PT-S16C4-CTLFireability-11 4331120 m, 60279 m/sec, 17493005 t fired, .
Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 75/271 28/32 LeafsetExtension-PT-S16C4-CTLFireability-11 4629179 m, 59611 m/sec, 18692631 t fired, .
Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 80/271 29/32 LeafsetExtension-PT-S16C4-CTLFireability-11 4938891 m, 61942 m/sec, 19945544 t fired, .
Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 85/271 31/32 LeafsetExtension-PT-S16C4-CTLFireability-11 5224400 m, 57101 m/sec, 21141481 t fired, .
Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for LeafsetExtension-PT-S16C4-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 LeafsetExtension-PT-S16C4-CTLFireability-10
lola: time limit : 286 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for LeafsetExtension-PT-S16C4-CTLFireability-10
lola: result : true
lola: markings : 34
lola: fired transitions : 36
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 LeafsetExtension-PT-S16C4-CTLFireability-09
lola: time limit : 312 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for LeafsetExtension-PT-S16C4-CTLFireability-09
lola: result : false
lola: markings : 22805
lola: fired transitions : 62128
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 LeafsetExtension-PT-S16C4-CTLFireability-08
lola: time limit : 343 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for LeafsetExtension-PT-S16C4-CTLFireability-08
lola: result : true
lola: markings : 137906
lola: fired transitions : 443213
lola: time used : 2.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 LeafsetExtension-PT-S16C4-CTLFireability-07
lola: time limit : 381 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 3/381 2/32 LeafsetExtension-PT-S16C4-CTLFireability-07 258670 m, 51734 m/sec, 739761 t fired, .
Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 8/381 4/32 LeafsetExtension-PT-S16C4-CTLFireability-07 661899 m, 80645 m/sec, 1958570 t fired, .
Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 13/381 7/32 LeafsetExtension-PT-S16C4-CTLFireability-07 1069123 m, 81444 m/sec, 3181815 t fired, .
Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 18/381 9/32 LeafsetExtension-PT-S16C4-CTLFireability-07 1457784 m, 77732 m/sec, 4408978 t fired, .
Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 23/381 12/32 LeafsetExtension-PT-S16C4-CTLFireability-07 1885291 m, 85501 m/sec, 5700133 t fired, .
Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 28/381 14/32 LeafsetExtension-PT-S16C4-CTLFireability-07 2275522 m, 78046 m/sec, 6891717 t fired, .
Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 33/381 16/32 LeafsetExtension-PT-S16C4-CTLFireability-07 2656077 m, 76111 m/sec, 8034957 t fired, .
Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 38/381 18/32 LeafsetExtension-PT-S16C4-CTLFireability-07 3039456 m, 76675 m/sec, 9197974 t fired, .
Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 43/381 21/32 LeafsetExtension-PT-S16C4-CTLFireability-07 3422036 m, 76516 m/sec, 10390867 t fired, .
Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 48/381 23/32 LeafsetExtension-PT-S16C4-CTLFireability-07 3819036 m, 79400 m/sec, 11606237 t fired, .
Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 53/381 25/32 LeafsetExtension-PT-S16C4-CTLFireability-07 4194163 m, 75025 m/sec, 12742525 t fired, .
Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 58/381 27/32 LeafsetExtension-PT-S16C4-CTLFireability-07 4581801 m, 77527 m/sec, 13900670 t fired, .
Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 63/381 30/32 LeafsetExtension-PT-S16C4-CTLFireability-07 4965555 m, 76750 m/sec, 15066880 t fired, .
Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 68/381 32/32 LeafsetExtension-PT-S16C4-CTLFireability-07 5346070 m, 76103 m/sec, 16257175 t fired, .
Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for LeafsetExtension-PT-S16C4-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 LeafsetExtension-PT-S16C4-CTLFireability-06
lola: time limit : 419 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for LeafsetExtension-PT-S16C4-CTLFireability-06
lola: result : true
lola: markings : 111112
lola: fired transitions : 532573
lola: time used : 2.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 LeafsetExtension-PT-S16C4-CTLFireability-04
lola: time limit : 479 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for LeafsetExtension-PT-S16C4-CTLFireability-04
lola: result : true
lola: markings : 34
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 LeafsetExtension-PT-S16C4-CTLFireability-03
lola: time limit : 559 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for LeafsetExtension-PT-S16C4-CTLFireability-03
lola: result : false
lola: markings : 104481
lola: fired transitions : 365925
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 LeafsetExtension-PT-S16C4-CTLFireability-02
lola: time limit : 671 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for LeafsetExtension-PT-S16C4-CTLFireability-02
lola: result : true
lola: markings : 34
lola: fired transitions : 68
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 LeafsetExtension-PT-S16C4-CTLFireability-01
lola: time limit : 838 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 2/838 1/32 LeafsetExtension-PT-S16C4-CTLFireability-01 107764 m, 21552 m/sec, 409945 t fired, .
Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 7/838 3/32 LeafsetExtension-PT-S16C4-CTLFireability-01 430249 m, 64497 m/sec, 1691877 t fired, .
Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 12/838 5/32 LeafsetExtension-PT-S16C4-CTLFireability-01 742466 m, 62443 m/sec, 2949131 t fired, .
Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 17/838 7/32 LeafsetExtension-PT-S16C4-CTLFireability-01 1056561 m, 62819 m/sec, 4216607 t fired, .
Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 22/838 9/32 LeafsetExtension-PT-S16C4-CTLFireability-01 1369665 m, 62620 m/sec, 5498777 t fired, .
Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 27/838 10/32 LeafsetExtension-PT-S16C4-CTLFireability-01 1678986 m, 61864 m/sec, 6783821 t fired, .
Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 32/838 12/32 LeafsetExtension-PT-S16C4-CTLFireability-01 1997683 m, 63739 m/sec, 8095315 t fired, .
Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 37/838 14/32 LeafsetExtension-PT-S16C4-CTLFireability-01 2302890 m, 61041 m/sec, 9326388 t fired, .
Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 42/838 16/32 LeafsetExtension-PT-S16C4-CTLFireability-01 2608256 m, 61073 m/sec, 10544750 t fired, .
Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 47/838 18/32 LeafsetExtension-PT-S16C4-CTLFireability-01 2908916 m, 60132 m/sec, 11769267 t fired, .
Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 52/838 19/32 LeafsetExtension-PT-S16C4-CTLFireability-01 3215897 m, 61396 m/sec, 13011600 t fired, .
Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 57/838 21/32 LeafsetExtension-PT-S16C4-CTLFireability-01 3517518 m, 60324 m/sec, 14265388 t fired, .
Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 62/838 23/32 LeafsetExtension-PT-S16C4-CTLFireability-01 3825739 m, 61644 m/sec, 15533560 t fired, .
Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 67/838 25/32 LeafsetExtension-PT-S16C4-CTLFireability-01 4114749 m, 57802 m/sec, 16717580 t fired, .
Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 72/838 26/32 LeafsetExtension-PT-S16C4-CTLFireability-01 4414865 m, 60023 m/sec, 17905851 t fired, .
Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 77/838 28/32 LeafsetExtension-PT-S16C4-CTLFireability-01 4716928 m, 60412 m/sec, 19132743 t fired, .
Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 82/838 30/32 LeafsetExtension-PT-S16C4-CTLFireability-01 5018576 m, 60329 m/sec, 20363157 t fired, .
Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 87/838 32/32 LeafsetExtension-PT-S16C4-CTLFireability-01 5315050 m, 59294 m/sec, 21594716 t fired, .
Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for LeafsetExtension-PT-S16C4-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 LeafsetExtension-PT-S16C4-CTLFireability-00
lola: time limit : 1087 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for LeafsetExtension-PT-S16C4-CTLFireability-00
lola: result : false
lola: markings : 91503
lola: fired transitions : 257010
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 61 (type EXCL) for 50 LeafsetExtension-PT-S16C4-CTLFireability-14
lola: time limit : 1631 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 LTL EXCL 4/1631 5/32 LeafsetExtension-PT-S16C4-CTLFireability-14 600672 m, 120134 m/sec, 1098833 t fired, .
Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 LTL EXCL 9/1631 10/32 LeafsetExtension-PT-S16C4-CTLFireability-14 1266281 m, 133121 m/sec, 2428135 t fired, .
Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 LTL EXCL 14/1631 15/32 LeafsetExtension-PT-S16C4-CTLFireability-14 1906253 m, 127994 m/sec, 3724402 t fired, .
Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 LTL EXCL 19/1631 20/32 LeafsetExtension-PT-S16C4-CTLFireability-14 2540005 m, 126750 m/sec, 5006926 t fired, .
Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 LTL EXCL 24/1631 25/32 LeafsetExtension-PT-S16C4-CTLFireability-14 3180243 m, 128047 m/sec, 6291247 t fired, .
Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 LTL EXCL 29/1631 30/32 LeafsetExtension-PT-S16C4-CTLFireability-14 3812767 m, 126504 m/sec, 7610908 t fired, .
Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 61 (type EXCL) for LeafsetExtension-PT-S16C4-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 1 0 0 2 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 55 (type EXCL) for 50 LeafsetExtension-PT-S16C4-CTLFireability-14
lola: time limit : 3228 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 0 1 0 2 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 5/3228 3/32 LeafsetExtension-PT-S16C4-CTLFireability-14 456725 m, 91345 m/sec, 2161457 t fired, .
Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ 0 0 1 0 2 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 10/3228 5/32 LeafsetExtension-PT-S16C4-CTLFireability-14 896946 m, 88044 m/sec, 4287300 t fired, .
Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 55 (type EXCL) for LeafsetExtension-PT-S16C4-CTLFireability-14
lola: result : true
lola: markings : 958668
lola: fired transitions : 4582618
lola: time used : 10.000000
lola: memory pages used : 5
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C4-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-01: CTL unknown AGGR
LeafsetExtension-PT-S16C4-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-04: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-05: CTL unknown AGGR
LeafsetExtension-PT-S16C4-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-07: CTL unknown AGGR
LeafsetExtension-PT-S16C4-CTLFireability-08: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-11: CTL unknown AGGR
LeafsetExtension-PT-S16C4-CTLFireability-12: DISJ true state space /EXEF
LeafsetExtension-PT-S16C4-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C4-CTLFireability-15: CTL true CTL model checker
Time elapsed: 382 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LeafsetExtension-PT-S16C4"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is LeafsetExtension-PT-S16C4, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416100490"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LeafsetExtension-PT-S16C4.tgz
mv LeafsetExtension-PT-S16C4 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;