About the Execution of LoLa+red for LamportFastMutEx-PT-8
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 7509.787 | 654444.00 | 666288.00 | 1431.50 | TF?F?TFF??T?FFF? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416100442.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is LamportFastMutEx-PT-8, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416100442
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.6M
-rw-r--r-- 1 mcc users 24K Feb 25 13:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 163K Feb 25 13:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 43K Feb 25 13:44 CTLFireability.txt
-rw-r--r-- 1 mcc users 228K Feb 25 13:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 12K Feb 25 16:20 LTLCardinality.txt
-rw-r--r-- 1 mcc users 52K Feb 25 16:20 LTLCardinality.xml
-rw-r--r-- 1 mcc users 25K Feb 25 16:20 LTLFireability.txt
-rw-r--r-- 1 mcc users 101K Feb 25 16:20 LTLFireability.xml
-rw-r--r-- 1 mcc users 18K Feb 25 13:52 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 122K Feb 25 13:52 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 64K Feb 25 13:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 321K Feb 25 13:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:20 UpperBounds.txt
-rw-r--r-- 1 mcc users 8.3K Feb 25 16:20 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 329K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-00
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-01
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-02
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-03
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-04
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-05
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-06
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-07
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-08
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-09
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-10
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-11
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-12
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-13
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-14
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679457203962
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LamportFastMutEx-PT-8
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 03:53:25] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 03:53:25] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 03:53:25] [INFO ] Load time of PNML (sax parser for PT used): 74 ms
[2023-03-22 03:53:25] [INFO ] Transformed 315 places.
[2023-03-22 03:53:25] [INFO ] Transformed 666 transitions.
[2023-03-22 03:53:25] [INFO ] Found NUPN structural information;
[2023-03-22 03:53:25] [INFO ] Completing missing partition info from NUPN : creating a component with [P_start_1_0, P_start_1_1, P_start_1_2, P_start_1_3, P_start_1_4, P_start_1_5, P_start_1_6, P_start_1_7, P_start_1_8, P_b_0_false, P_b_0_true, P_b_1_false, P_b_1_true, P_b_2_false, P_b_2_true, P_b_3_false, P_b_3_true, P_b_4_false, P_b_4_true, P_b_5_false, P_b_5_true, P_b_6_false, P_b_6_true, P_b_7_false, P_b_7_true, P_b_8_false, P_b_8_true, P_setx_3_0, P_setx_3_1, P_setx_3_2, P_setx_3_3, P_setx_3_4, P_setx_3_5, P_setx_3_6, P_setx_3_7, P_setx_3_8, P_setbi_5_0, P_setbi_5_1, P_setbi_5_2, P_setbi_5_3, P_setbi_5_4, P_setbi_5_5, P_setbi_5_6, P_setbi_5_7, P_setbi_5_8, P_ify0_4_0, P_ify0_4_1, P_ify0_4_2, P_ify0_4_3, P_ify0_4_4, P_ify0_4_5, P_ify0_4_6, P_ify0_4_7, P_ify0_4_8, P_sety_9_0, P_sety_9_1, P_sety_9_2, P_sety_9_3, P_sety_9_4, P_sety_9_5, P_sety_9_6, P_sety_9_7, P_sety_9_8, P_ifxi_10_0, P_ifxi_10_1, P_ifxi_10_2, P_ifxi_10_3, P_ifxi_10_4, P_ifxi_10_5, P_ifxi_10_6, P_ifxi_10_7, P_ifxi_10_8, P_setbi_11_0, P_setbi_11_1, P_setbi_11_2, P_setbi_11_3, P_setbi_11_4, P_setbi_11_5, P_setbi_11_6, P_setbi_11_7, P_setbi_11_8, P_fordo_12_0, P_fordo_12_1, P_fordo_12_2, P_fordo_12_3, P_fordo_12_4, P_fordo_12_5, P_fordo_12_6, P_fordo_12_7, P_fordo_12_8, P_wait_0_0, P_wait_0_1, P_wait_0_2, P_wait_0_3, P_wait_0_4, P_wait_0_5, P_wait_0_6, P_wait_0_7, P_wait_0_8, P_wait_1_0, P_wait_1_1, P_wait_1_2, P_wait_1_3, P_wait_1_4, P_wait_1_5, P_wait_1_6, P_wait_1_7, P_wait_1_8, P_wait_2_0, P_wait_2_1, P_wait_2_2, P_wait_2_3, P_wait_2_4, P_wait_2_5, P_wait_2_6, P_wait_2_7, P_wait_2_8, P_wait_3_0, P_wait_3_1, P_wait_3_2, P_wait_3_3, P_wait_3_4, P_wait_3_5, P_wait_3_6, P_wait_3_7, P_wait_3_8, P_wait_4_0, P_wait_4_1, P_wait_4_2, P_wait_4_3, P_wait_4_4, P_wait_4_5, P_wait_4_6, P_wait_4_7, P_wait_4_8, P_wait_5_0, P_wait_5_1, P_wait_5_2, P_wait_5_3, P_wait_5_4, P_wait_5_5, P_wait_5_6, P_wait_5_7, P_wait_5_8, P_wait_6_0, P_wait_6_1, P_wait_6_2, P_wait_6_3, P_wait_6_4, P_wait_6_5, P_wait_6_6, P_wait_6_7, P_wait_6_8, P_wait_7_0, P_wait_7_1, P_wait_7_2, P_wait_7_3, P_wait_7_4, P_wait_7_5, P_wait_7_6, P_wait_7_7, P_wait_7_8, P_wait_8_0, P_wait_8_1, P_wait_8_2, P_wait_8_3, P_wait_8_4, P_wait_8_5, P_wait_8_6, P_wait_8_7, P_wait_8_8, P_await_13_0, P_await_13_1, P_await_13_2, P_await_13_3, P_await_13_4, P_await_13_5, P_await_13_6, P_await_13_7, P_await_13_8, P_done_0_0, P_done_0_1, P_done_0_2, P_done_0_3, P_done_0_4, P_done_0_5, P_done_0_6, P_done_0_7, P_done_0_8, P_done_1_0, P_done_1_1, P_done_1_2, P_done_1_3, P_done_1_4, P_done_1_5, P_done_1_6, P_done_1_7, P_done_1_8, P_done_2_0, P_done_2_1, P_done_2_2, P_done_2_3, P_done_2_4, P_done_2_5, P_done_2_6, P_done_2_7, P_done_2_8, P_done_3_0, P_done_3_1, P_done_3_2, P_done_3_3, P_done_3_4, P_done_3_5, P_done_3_6, P_done_3_7, P_done_3_8, P_done_4_0, P_done_4_1, P_done_4_2, P_done_4_3, P_done_4_4, P_done_4_5, P_done_4_6, P_done_4_7, P_done_4_8, P_done_5_0, P_done_5_1, P_done_5_2, P_done_5_3, P_done_5_4, P_done_5_5, P_done_5_6, P_done_5_7, P_done_5_8, P_done_6_0, P_done_6_1, P_done_6_2, P_done_6_3, P_done_6_4, P_done_6_5, P_done_6_6, P_done_6_7, P_done_6_8, P_done_7_0, P_done_7_1, P_done_7_2, P_done_7_3, P_done_7_4, P_done_7_5, P_done_7_6, P_done_7_7, P_done_7_8, P_done_8_0, P_done_8_1, P_done_8_2, P_done_8_3, P_done_8_4, P_done_8_5, P_done_8_6, P_done_8_7, P_done_8_8, P_ifyi_15_0, P_ifyi_15_1, P_ifyi_15_2, P_ifyi_15_3, P_ifyi_15_4, P_ifyi_15_5, P_ifyi_15_6, P_ifyi_15_7, P_ifyi_15_8, P_awaity_0, P_awaity_1, P_awaity_2, P_awaity_3, P_awaity_4, P_awaity_5, P_awaity_6, P_awaity_7, P_awaity_8, P_CS_21_0, P_CS_21_1, P_CS_21_2, P_CS_21_3, P_CS_21_4, P_CS_21_5, P_CS_21_6, P_CS_21_7, P_CS_21_8, P_setbi_24_0, P_setbi_24_1, P_setbi_24_2, P_setbi_24_3, P_setbi_24_4, P_setbi_24_5, P_setbi_24_6, P_setbi_24_7, P_setbi_24_8]
[2023-03-22 03:53:25] [INFO ] Parsed PT model containing 315 places and 666 transitions and 2934 arcs in 142 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 19 ms.
Deduced a syphon composed of 49 places in 2 ms
Reduce places removed 49 places and 82 transitions.
Support contains 266 out of 266 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 266/266 places, 584/584 transitions.
Applied a total of 0 rules in 16 ms. Remains 266 /266 variables (removed 0) and now considering 584/584 (removed 0) transitions.
[2023-03-22 03:53:25] [INFO ] Flow matrix only has 416 transitions (discarded 168 similar events)
// Phase 1: matrix 416 rows 266 cols
[2023-03-22 03:53:25] [INFO ] Computed 82 place invariants in 24 ms
[2023-03-22 03:53:26] [INFO ] Implicit Places using invariants in 375 ms returned []
[2023-03-22 03:53:26] [INFO ] Flow matrix only has 416 transitions (discarded 168 similar events)
[2023-03-22 03:53:26] [INFO ] Invariant cache hit.
[2023-03-22 03:53:26] [INFO ] State equation strengthened by 112 read => feed constraints.
[2023-03-22 03:53:26] [INFO ] Implicit Places using invariants and state equation in 199 ms returned []
Implicit Place search using SMT with State Equation took 601 ms to find 0 implicit places.
[2023-03-22 03:53:26] [INFO ] Flow matrix only has 416 transitions (discarded 168 similar events)
[2023-03-22 03:53:26] [INFO ] Invariant cache hit.
[2023-03-22 03:53:26] [INFO ] Dead Transitions using invariants and state equation in 268 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 889 ms. Remains : 266/266 places, 584/584 transitions.
Support contains 266 out of 266 places after structural reductions.
[2023-03-22 03:53:26] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-22 03:53:26] [INFO ] Flatten gal took : 86 ms
FORMULA LamportFastMutEx-PT-8-CTLFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-22 03:53:27] [INFO ] Flatten gal took : 63 ms
[2023-03-22 03:53:27] [INFO ] Input system was already deterministic with 584 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 432 ms. (steps per millisecond=23 ) properties (out of 55) seen :50
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 102 ms. (steps per millisecond=98 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 67 ms. (steps per millisecond=149 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 5) seen :0
Running SMT prover for 5 properties.
[2023-03-22 03:53:28] [INFO ] Flow matrix only has 416 transitions (discarded 168 similar events)
[2023-03-22 03:53:28] [INFO ] Invariant cache hit.
[2023-03-22 03:53:28] [INFO ] [Real]Absence check using 82 positive place invariants in 14 ms returned sat
[2023-03-22 03:53:28] [INFO ] After 485ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:5
[2023-03-22 03:53:28] [INFO ] [Nat]Absence check using 82 positive place invariants in 16 ms returned sat
[2023-03-22 03:53:29] [INFO ] After 504ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :5
[2023-03-22 03:53:29] [INFO ] State equation strengthened by 112 read => feed constraints.
[2023-03-22 03:53:29] [INFO ] After 444ms SMT Verify possible using 112 Read/Feed constraints in natural domain returned unsat :0 sat :5
[2023-03-22 03:53:30] [INFO ] Deduced a trap composed of 9 places in 111 ms of which 3 ms to minimize.
[2023-03-22 03:53:30] [INFO ] Deduced a trap composed of 28 places in 112 ms of which 1 ms to minimize.
[2023-03-22 03:53:30] [INFO ] Deduced a trap composed of 26 places in 93 ms of which 1 ms to minimize.
[2023-03-22 03:53:30] [INFO ] Deduced a trap composed of 27 places in 83 ms of which 1 ms to minimize.
[2023-03-22 03:53:30] [INFO ] Deduced a trap composed of 9 places in 90 ms of which 1 ms to minimize.
[2023-03-22 03:53:30] [INFO ] Deduced a trap composed of 9 places in 86 ms of which 0 ms to minimize.
[2023-03-22 03:53:30] [INFO ] Deduced a trap composed of 28 places in 88 ms of which 1 ms to minimize.
[2023-03-22 03:53:30] [INFO ] Deduced a trap composed of 20 places in 86 ms of which 1 ms to minimize.
[2023-03-22 03:53:31] [INFO ] Deduced a trap composed of 19 places in 83 ms of which 1 ms to minimize.
[2023-03-22 03:53:31] [INFO ] Deduced a trap composed of 43 places in 85 ms of which 1 ms to minimize.
[2023-03-22 03:53:31] [INFO ] Deduced a trap composed of 35 places in 95 ms of which 1 ms to minimize.
[2023-03-22 03:53:31] [INFO ] Deduced a trap composed of 27 places in 90 ms of which 0 ms to minimize.
[2023-03-22 03:53:31] [INFO ] Deduced a trap composed of 23 places in 94 ms of which 0 ms to minimize.
[2023-03-22 03:53:31] [INFO ] Deduced a trap composed of 27 places in 83 ms of which 1 ms to minimize.
[2023-03-22 03:53:31] [INFO ] Deduced a trap composed of 38 places in 84 ms of which 0 ms to minimize.
[2023-03-22 03:53:31] [INFO ] Deduced a trap composed of 25 places in 94 ms of which 0 ms to minimize.
[2023-03-22 03:53:31] [INFO ] Deduced a trap composed of 20 places in 87 ms of which 0 ms to minimize.
[2023-03-22 03:53:32] [INFO ] Deduced a trap composed of 12 places in 88 ms of which 0 ms to minimize.
[2023-03-22 03:53:32] [INFO ] Deduced a trap composed of 14 places in 84 ms of which 1 ms to minimize.
[2023-03-22 03:53:32] [INFO ] Deduced a trap composed of 30 places in 85 ms of which 0 ms to minimize.
[2023-03-22 03:53:32] [INFO ] Deduced a trap composed of 33 places in 81 ms of which 0 ms to minimize.
[2023-03-22 03:53:32] [INFO ] Deduced a trap composed of 30 places in 87 ms of which 1 ms to minimize.
[2023-03-22 03:53:32] [INFO ] Deduced a trap composed of 9 places in 79 ms of which 1 ms to minimize.
[2023-03-22 03:53:32] [INFO ] Deduced a trap composed of 20 places in 90 ms of which 1 ms to minimize.
[2023-03-22 03:53:32] [INFO ] Deduced a trap composed of 22 places in 79 ms of which 1 ms to minimize.
[2023-03-22 03:53:32] [INFO ] Deduced a trap composed of 28 places in 83 ms of which 0 ms to minimize.
[2023-03-22 03:53:33] [INFO ] Deduced a trap composed of 9 places in 89 ms of which 1 ms to minimize.
[2023-03-22 03:53:33] [INFO ] Deduced a trap composed of 25 places in 94 ms of which 1 ms to minimize.
[2023-03-22 03:53:33] [INFO ] Deduced a trap composed of 9 places in 84 ms of which 1 ms to minimize.
[2023-03-22 03:53:33] [INFO ] Deduced a trap composed of 33 places in 80 ms of which 0 ms to minimize.
[2023-03-22 03:53:33] [INFO ] Deduced a trap composed of 22 places in 76 ms of which 1 ms to minimize.
[2023-03-22 03:53:33] [INFO ] Deduced a trap composed of 26 places in 80 ms of which 0 ms to minimize.
[2023-03-22 03:53:33] [INFO ] Deduced a trap composed of 21 places in 83 ms of which 0 ms to minimize.
[2023-03-22 03:53:33] [INFO ] Deduced a trap composed of 26 places in 79 ms of which 0 ms to minimize.
[2023-03-22 03:53:33] [INFO ] Deduced a trap composed of 34 places in 76 ms of which 1 ms to minimize.
[2023-03-22 03:53:33] [INFO ] Deduced a trap composed of 28 places in 75 ms of which 0 ms to minimize.
[2023-03-22 03:53:34] [INFO ] Deduced a trap composed of 9 places in 87 ms of which 0 ms to minimize.
[2023-03-22 03:53:34] [INFO ] Deduced a trap composed of 30 places in 85 ms of which 1 ms to minimize.
[2023-03-22 03:53:34] [INFO ] Deduced a trap composed of 19 places in 81 ms of which 1 ms to minimize.
[2023-03-22 03:53:34] [INFO ] Deduced a trap composed of 28 places in 80 ms of which 1 ms to minimize.
[2023-03-22 03:53:34] [INFO ] Deduced a trap composed of 9 places in 69 ms of which 1 ms to minimize.
[2023-03-22 03:53:34] [INFO ] Deduced a trap composed of 25 places in 75 ms of which 1 ms to minimize.
[2023-03-22 03:53:34] [INFO ] Deduced a trap composed of 26 places in 67 ms of which 0 ms to minimize.
[2023-03-22 03:53:34] [INFO ] Deduced a trap composed of 22 places in 65 ms of which 0 ms to minimize.
[2023-03-22 03:53:34] [INFO ] Deduced a trap composed of 22 places in 71 ms of which 0 ms to minimize.
[2023-03-22 03:53:34] [INFO ] Deduced a trap composed of 26 places in 71 ms of which 0 ms to minimize.
[2023-03-22 03:53:35] [INFO ] Deduced a trap composed of 28 places in 67 ms of which 0 ms to minimize.
[2023-03-22 03:53:35] [INFO ] Deduced a trap composed of 18 places in 76 ms of which 1 ms to minimize.
[2023-03-22 03:53:35] [INFO ] Deduced a trap composed of 38 places in 82 ms of which 1 ms to minimize.
[2023-03-22 03:53:35] [INFO ] Deduced a trap composed of 34 places in 75 ms of which 1 ms to minimize.
[2023-03-22 03:53:35] [INFO ] Deduced a trap composed of 31 places in 73 ms of which 0 ms to minimize.
[2023-03-22 03:53:35] [INFO ] Deduced a trap composed of 34 places in 72 ms of which 0 ms to minimize.
[2023-03-22 03:53:35] [INFO ] Deduced a trap composed of 29 places in 74 ms of which 0 ms to minimize.
[2023-03-22 03:53:35] [INFO ] Deduced a trap composed of 29 places in 69 ms of which 0 ms to minimize.
[2023-03-22 03:53:35] [INFO ] Deduced a trap composed of 26 places in 70 ms of which 1 ms to minimize.
[2023-03-22 03:53:35] [INFO ] Deduced a trap composed of 32 places in 78 ms of which 0 ms to minimize.
[2023-03-22 03:53:36] [INFO ] Deduced a trap composed of 22 places in 85 ms of which 2 ms to minimize.
[2023-03-22 03:53:36] [INFO ] Deduced a trap composed of 28 places in 82 ms of which 0 ms to minimize.
[2023-03-22 03:53:36] [INFO ] Deduced a trap composed of 27 places in 83 ms of which 1 ms to minimize.
[2023-03-22 03:53:36] [INFO ] Deduced a trap composed of 32 places in 81 ms of which 0 ms to minimize.
[2023-03-22 03:53:36] [INFO ] Deduced a trap composed of 8 places in 72 ms of which 1 ms to minimize.
[2023-03-22 03:53:36] [INFO ] Deduced a trap composed of 27 places in 73 ms of which 0 ms to minimize.
[2023-03-22 03:53:36] [INFO ] Deduced a trap composed of 9 places in 70 ms of which 0 ms to minimize.
[2023-03-22 03:53:36] [INFO ] Deduced a trap composed of 27 places in 71 ms of which 1 ms to minimize.
[2023-03-22 03:53:36] [INFO ] Deduced a trap composed of 24 places in 64 ms of which 0 ms to minimize.
[2023-03-22 03:53:37] [INFO ] Deduced a trap composed of 25 places in 69 ms of which 2 ms to minimize.
[2023-03-22 03:53:37] [INFO ] Deduced a trap composed of 27 places in 69 ms of which 1 ms to minimize.
[2023-03-22 03:53:37] [INFO ] Deduced a trap composed of 36 places in 85 ms of which 1 ms to minimize.
[2023-03-22 03:53:37] [INFO ] Deduced a trap composed of 30 places in 76 ms of which 0 ms to minimize.
[2023-03-22 03:53:37] [INFO ] Deduced a trap composed of 35 places in 83 ms of which 0 ms to minimize.
[2023-03-22 03:53:37] [INFO ] Deduced a trap composed of 21 places in 75 ms of which 0 ms to minimize.
[2023-03-22 03:53:37] [INFO ] Deduced a trap composed of 29 places in 92 ms of which 1 ms to minimize.
[2023-03-22 03:53:37] [INFO ] Deduced a trap composed of 46 places in 86 ms of which 1 ms to minimize.
[2023-03-22 03:53:37] [INFO ] Deduced a trap composed of 26 places in 81 ms of which 0 ms to minimize.
[2023-03-22 03:53:38] [INFO ] Deduced a trap composed of 31 places in 82 ms of which 1 ms to minimize.
[2023-03-22 03:53:38] [INFO ] Deduced a trap composed of 24 places in 62 ms of which 0 ms to minimize.
[2023-03-22 03:53:38] [INFO ] Deduced a trap composed of 37 places in 82 ms of which 0 ms to minimize.
[2023-03-22 03:53:38] [INFO ] Deduced a trap composed of 37 places in 87 ms of which 1 ms to minimize.
[2023-03-22 03:53:38] [INFO ] Deduced a trap composed of 23 places in 70 ms of which 0 ms to minimize.
[2023-03-22 03:53:38] [INFO ] Deduced a trap composed of 24 places in 72 ms of which 0 ms to minimize.
[2023-03-22 03:53:38] [INFO ] Deduced a trap composed of 22 places in 85 ms of which 1 ms to minimize.
[2023-03-22 03:53:38] [INFO ] Deduced a trap composed of 25 places in 73 ms of which 0 ms to minimize.
[2023-03-22 03:53:38] [INFO ] Deduced a trap composed of 31 places in 78 ms of which 0 ms to minimize.
[2023-03-22 03:53:39] [INFO ] Deduced a trap composed of 23 places in 78 ms of which 0 ms to minimize.
[2023-03-22 03:53:39] [INFO ] Deduced a trap composed of 22 places in 77 ms of which 0 ms to minimize.
[2023-03-22 03:53:39] [INFO ] Deduced a trap composed of 27 places in 70 ms of which 0 ms to minimize.
[2023-03-22 03:53:39] [INFO ] Deduced a trap composed of 24 places in 73 ms of which 0 ms to minimize.
[2023-03-22 03:53:39] [INFO ] Deduced a trap composed of 26 places in 78 ms of which 0 ms to minimize.
[2023-03-22 03:53:39] [INFO ] Deduced a trap composed of 21 places in 74 ms of which 0 ms to minimize.
[2023-03-22 03:53:39] [INFO ] Deduced a trap composed of 21 places in 76 ms of which 0 ms to minimize.
[2023-03-22 03:53:39] [INFO ] Deduced a trap composed of 30 places in 88 ms of which 1 ms to minimize.
[2023-03-22 03:53:39] [INFO ] Deduced a trap composed of 31 places in 89 ms of which 1 ms to minimize.
[2023-03-22 03:53:39] [INFO ] Deduced a trap composed of 33 places in 75 ms of which 1 ms to minimize.
[2023-03-22 03:53:40] [INFO ] Deduced a trap composed of 24 places in 72 ms of which 0 ms to minimize.
[2023-03-22 03:53:40] [INFO ] Deduced a trap composed of 27 places in 82 ms of which 1 ms to minimize.
[2023-03-22 03:53:40] [INFO ] Deduced a trap composed of 25 places in 77 ms of which 1 ms to minimize.
[2023-03-22 03:53:40] [INFO ] Deduced a trap composed of 26 places in 81 ms of which 0 ms to minimize.
[2023-03-22 03:53:40] [INFO ] Deduced a trap composed of 25 places in 80 ms of which 0 ms to minimize.
[2023-03-22 03:53:40] [INFO ] Deduced a trap composed of 29 places in 68 ms of which 1 ms to minimize.
[2023-03-22 03:53:40] [INFO ] Deduced a trap composed of 28 places in 66 ms of which 1 ms to minimize.
[2023-03-22 03:53:40] [INFO ] Deduced a trap composed of 24 places in 81 ms of which 0 ms to minimize.
[2023-03-22 03:53:40] [INFO ] Deduced a trap composed of 29 places in 74 ms of which 0 ms to minimize.
[2023-03-22 03:53:41] [INFO ] Deduced a trap composed of 18 places in 73 ms of which 0 ms to minimize.
[2023-03-22 03:53:41] [INFO ] Deduced a trap composed of 22 places in 79 ms of which 0 ms to minimize.
[2023-03-22 03:53:41] [INFO ] Deduced a trap composed of 29 places in 63 ms of which 1 ms to minimize.
[2023-03-22 03:53:41] [INFO ] Deduced a trap composed of 24 places in 94 ms of which 0 ms to minimize.
[2023-03-22 03:53:41] [INFO ] Deduced a trap composed of 34 places in 86 ms of which 1 ms to minimize.
[2023-03-22 03:53:41] [INFO ] Deduced a trap composed of 22 places in 69 ms of which 1 ms to minimize.
[2023-03-22 03:53:41] [INFO ] Deduced a trap composed of 31 places in 81 ms of which 0 ms to minimize.
[2023-03-22 03:53:41] [INFO ] Deduced a trap composed of 17 places in 66 ms of which 0 ms to minimize.
[2023-03-22 03:53:41] [INFO ] Deduced a trap composed of 33 places in 83 ms of which 0 ms to minimize.
[2023-03-22 03:53:42] [INFO ] Deduced a trap composed of 23 places in 71 ms of which 1 ms to minimize.
[2023-03-22 03:53:42] [INFO ] Deduced a trap composed of 28 places in 75 ms of which 1 ms to minimize.
[2023-03-22 03:53:42] [INFO ] Deduced a trap composed of 19 places in 87 ms of which 0 ms to minimize.
[2023-03-22 03:53:42] [INFO ] Deduced a trap composed of 9 places in 93 ms of which 0 ms to minimize.
[2023-03-22 03:53:42] [INFO ] Deduced a trap composed of 28 places in 84 ms of which 0 ms to minimize.
[2023-03-22 03:53:42] [INFO ] Deduced a trap composed of 30 places in 84 ms of which 1 ms to minimize.
[2023-03-22 03:53:42] [INFO ] Deduced a trap composed of 24 places in 84 ms of which 1 ms to minimize.
[2023-03-22 03:53:42] [INFO ] Deduced a trap composed of 30 places in 86 ms of which 0 ms to minimize.
[2023-03-22 03:53:42] [INFO ] Deduced a trap composed of 22 places in 90 ms of which 0 ms to minimize.
[2023-03-22 03:53:43] [INFO ] Deduced a trap composed of 31 places in 80 ms of which 1 ms to minimize.
[2023-03-22 03:53:43] [INFO ] Deduced a trap composed of 17 places in 81 ms of which 1 ms to minimize.
[2023-03-22 03:53:43] [INFO ] Deduced a trap composed of 30 places in 82 ms of which 0 ms to minimize.
[2023-03-22 03:53:43] [INFO ] Deduced a trap composed of 36 places in 78 ms of which 0 ms to minimize.
[2023-03-22 03:53:43] [INFO ] Deduced a trap composed of 31 places in 79 ms of which 0 ms to minimize.
[2023-03-22 03:53:43] [INFO ] Deduced a trap composed of 23 places in 73 ms of which 1 ms to minimize.
[2023-03-22 03:53:43] [INFO ] Deduced a trap composed of 18 places in 85 ms of which 1 ms to minimize.
[2023-03-22 03:53:43] [INFO ] Deduced a trap composed of 30 places in 81 ms of which 0 ms to minimize.
[2023-03-22 03:53:43] [INFO ] Deduced a trap composed of 18 places in 92 ms of which 0 ms to minimize.
[2023-03-22 03:53:44] [INFO ] Deduced a trap composed of 20 places in 81 ms of which 0 ms to minimize.
[2023-03-22 03:53:44] [INFO ] Deduced a trap composed of 29 places in 87 ms of which 0 ms to minimize.
[2023-03-22 03:53:44] [INFO ] Deduced a trap composed of 25 places in 77 ms of which 1 ms to minimize.
[2023-03-22 03:53:44] [INFO ] Deduced a trap composed of 23 places in 76 ms of which 0 ms to minimize.
[2023-03-22 03:53:44] [INFO ] Deduced a trap composed of 32 places in 82 ms of which 0 ms to minimize.
[2023-03-22 03:53:44] [INFO ] Deduced a trap composed of 22 places in 76 ms of which 0 ms to minimize.
[2023-03-22 03:53:44] [INFO ] Deduced a trap composed of 32 places in 87 ms of which 0 ms to minimize.
[2023-03-22 03:53:44] [INFO ] Deduced a trap composed of 37 places in 70 ms of which 0 ms to minimize.
[2023-03-22 03:53:45] [INFO ] Deduced a trap composed of 27 places in 80 ms of which 0 ms to minimize.
[2023-03-22 03:53:45] [INFO ] Deduced a trap composed of 27 places in 72 ms of which 0 ms to minimize.
[2023-03-22 03:53:45] [INFO ] Deduced a trap composed of 24 places in 84 ms of which 0 ms to minimize.
[2023-03-22 03:53:45] [INFO ] Deduced a trap composed of 27 places in 75 ms of which 0 ms to minimize.
[2023-03-22 03:53:45] [INFO ] Deduced a trap composed of 59 places in 84 ms of which 1 ms to minimize.
[2023-03-22 03:53:45] [INFO ] Deduced a trap composed of 22 places in 78 ms of which 1 ms to minimize.
[2023-03-22 03:53:45] [INFO ] Deduced a trap composed of 20 places in 89 ms of which 0 ms to minimize.
[2023-03-22 03:53:45] [INFO ] Deduced a trap composed of 27 places in 74 ms of which 0 ms to minimize.
[2023-03-22 03:53:45] [INFO ] Deduced a trap composed of 18 places in 89 ms of which 1 ms to minimize.
[2023-03-22 03:53:46] [INFO ] Deduced a trap composed of 18 places in 70 ms of which 1 ms to minimize.
[2023-03-22 03:53:46] [INFO ] Deduced a trap composed of 18 places in 73 ms of which 0 ms to minimize.
[2023-03-22 03:53:46] [INFO ] Deduced a trap composed of 9 places in 27 ms of which 0 ms to minimize.
[2023-03-22 03:53:46] [INFO ] Deduced a trap composed of 20 places in 82 ms of which 0 ms to minimize.
[2023-03-22 03:53:46] [INFO ] Deduced a trap composed of 22 places in 85 ms of which 0 ms to minimize.
[2023-03-22 03:53:46] [INFO ] Deduced a trap composed of 22 places in 71 ms of which 0 ms to minimize.
[2023-03-22 03:53:46] [INFO ] Deduced a trap composed of 28 places in 73 ms of which 0 ms to minimize.
[2023-03-22 03:53:46] [INFO ] Deduced a trap composed of 35 places in 74 ms of which 0 ms to minimize.
[2023-03-22 03:53:46] [INFO ] Deduced a trap composed of 22 places in 66 ms of which 0 ms to minimize.
[2023-03-22 03:53:47] [INFO ] Deduced a trap composed of 26 places in 79 ms of which 1 ms to minimize.
[2023-03-22 03:53:47] [INFO ] Deduced a trap composed of 27 places in 75 ms of which 0 ms to minimize.
[2023-03-22 03:53:47] [INFO ] Deduced a trap composed of 16 places in 83 ms of which 1 ms to minimize.
[2023-03-22 03:53:47] [INFO ] Deduced a trap composed of 26 places in 84 ms of which 0 ms to minimize.
[2023-03-22 03:53:47] [INFO ] Deduced a trap composed of 36 places in 108 ms of which 0 ms to minimize.
[2023-03-22 03:53:47] [INFO ] Deduced a trap composed of 29 places in 87 ms of which 1 ms to minimize.
[2023-03-22 03:53:47] [INFO ] Deduced a trap composed of 19 places in 85 ms of which 0 ms to minimize.
[2023-03-22 03:53:48] [INFO ] Deduced a trap composed of 35 places in 88 ms of which 1 ms to minimize.
[2023-03-22 03:53:48] [INFO ] Deduced a trap composed of 22 places in 87 ms of which 0 ms to minimize.
[2023-03-22 03:53:48] [INFO ] Deduced a trap composed of 24 places in 73 ms of which 1 ms to minimize.
[2023-03-22 03:53:48] [INFO ] Deduced a trap composed of 32 places in 71 ms of which 0 ms to minimize.
[2023-03-22 03:53:48] [INFO ] Deduced a trap composed of 27 places in 69 ms of which 1 ms to minimize.
[2023-03-22 03:53:48] [INFO ] Deduced a trap composed of 27 places in 88 ms of which 0 ms to minimize.
[2023-03-22 03:53:48] [INFO ] Deduced a trap composed of 20 places in 76 ms of which 0 ms to minimize.
[2023-03-22 03:53:48] [INFO ] Deduced a trap composed of 27 places in 83 ms of which 0 ms to minimize.
[2023-03-22 03:53:48] [INFO ] Deduced a trap composed of 25 places in 71 ms of which 0 ms to minimize.
[2023-03-22 03:53:49] [INFO ] Deduced a trap composed of 29 places in 75 ms of which 1 ms to minimize.
[2023-03-22 03:53:49] [INFO ] Deduced a trap composed of 33 places in 73 ms of which 0 ms to minimize.
[2023-03-22 03:53:49] [INFO ] Deduced a trap composed of 24 places in 76 ms of which 0 ms to minimize.
[2023-03-22 03:53:49] [INFO ] Deduced a trap composed of 32 places in 84 ms of which 0 ms to minimize.
[2023-03-22 03:53:49] [INFO ] Deduced a trap composed of 35 places in 92 ms of which 0 ms to minimize.
[2023-03-22 03:53:49] [INFO ] Deduced a trap composed of 24 places in 84 ms of which 0 ms to minimize.
[2023-03-22 03:53:49] [INFO ] Deduced a trap composed of 26 places in 93 ms of which 1 ms to minimize.
[2023-03-22 03:53:50] [INFO ] Deduced a trap composed of 11 places in 91 ms of which 1 ms to minimize.
[2023-03-22 03:53:50] [INFO ] Deduced a trap composed of 25 places in 79 ms of which 1 ms to minimize.
[2023-03-22 03:53:50] [INFO ] Deduced a trap composed of 18 places in 76 ms of which 1 ms to minimize.
[2023-03-22 03:53:50] [INFO ] Deduced a trap composed of 32 places in 90 ms of which 0 ms to minimize.
[2023-03-22 03:53:50] [INFO ] Deduced a trap composed of 22 places in 79 ms of which 1 ms to minimize.
[2023-03-22 03:53:50] [INFO ] Deduced a trap composed of 32 places in 84 ms of which 0 ms to minimize.
[2023-03-22 03:53:50] [INFO ] Deduced a trap composed of 9 places in 32 ms of which 0 ms to minimize.
[2023-03-22 03:53:50] [INFO ] Deduced a trap composed of 41 places in 86 ms of which 0 ms to minimize.
[2023-03-22 03:53:50] [INFO ] Deduced a trap composed of 19 places in 108 ms of which 0 ms to minimize.
[2023-03-22 03:53:51] [INFO ] Deduced a trap composed of 20 places in 89 ms of which 0 ms to minimize.
[2023-03-22 03:53:51] [INFO ] Deduced a trap composed of 18 places in 73 ms of which 1 ms to minimize.
[2023-03-22 03:53:51] [INFO ] Deduced a trap composed of 24 places in 79 ms of which 0 ms to minimize.
[2023-03-22 03:53:51] [INFO ] Deduced a trap composed of 17 places in 81 ms of which 1 ms to minimize.
[2023-03-22 03:53:51] [INFO ] Deduced a trap composed of 26 places in 73 ms of which 0 ms to minimize.
[2023-03-22 03:53:51] [INFO ] Deduced a trap composed of 28 places in 82 ms of which 0 ms to minimize.
[2023-03-22 03:53:51] [INFO ] Deduced a trap composed of 23 places in 84 ms of which 0 ms to minimize.
[2023-03-22 03:53:51] [INFO ] Deduced a trap composed of 38 places in 136 ms of which 0 ms to minimize.
[2023-03-22 03:53:52] [INFO ] Deduced a trap composed of 26 places in 78 ms of which 1 ms to minimize.
[2023-03-22 03:53:52] [INFO ] Deduced a trap composed of 30 places in 73 ms of which 0 ms to minimize.
[2023-03-22 03:53:52] [INFO ] Deduced a trap composed of 22 places in 88 ms of which 0 ms to minimize.
[2023-03-22 03:53:52] [INFO ] Deduced a trap composed of 32 places in 90 ms of which 0 ms to minimize.
[2023-03-22 03:53:52] [INFO ] Deduced a trap composed of 20 places in 86 ms of which 0 ms to minimize.
[2023-03-22 03:53:52] [INFO ] Deduced a trap composed of 21 places in 91 ms of which 1 ms to minimize.
[2023-03-22 03:53:52] [INFO ] Deduced a trap composed of 37 places in 79 ms of which 0 ms to minimize.
[2023-03-22 03:53:53] [INFO ] Deduced a trap composed of 30 places in 78 ms of which 0 ms to minimize.
[2023-03-22 03:53:53] [INFO ] Deduced a trap composed of 38 places in 84 ms of which 0 ms to minimize.
[2023-03-22 03:53:53] [INFO ] Deduced a trap composed of 45 places in 82 ms of which 1 ms to minimize.
[2023-03-22 03:53:53] [INFO ] Deduced a trap composed of 24 places in 79 ms of which 1 ms to minimize.
[2023-03-22 03:53:53] [INFO ] Deduced a trap composed of 29 places in 92 ms of which 0 ms to minimize.
[2023-03-22 03:53:53] [INFO ] Deduced a trap composed of 28 places in 88 ms of which 1 ms to minimize.
[2023-03-22 03:53:53] [INFO ] Deduced a trap composed of 25 places in 88 ms of which 1 ms to minimize.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineWithTraps(DeadlockTester.java:1255)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineResultsWithTraps(DeadlockTester.java:736)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:656)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 03:53:53] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 03:53:53] [INFO ] After 25084ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:5
Parikh walk visited 0 properties in 38 ms.
Support contains 112 out of 266 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 266/266 places, 584/584 transitions.
Applied a total of 0 rules in 25 ms. Remains 266 /266 variables (removed 0) and now considering 584/584 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 26 ms. Remains : 266/266 places, 584/584 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 204 ms. (steps per millisecond=49 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 91 ms. (steps per millisecond=109 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 5) seen :0
Interrupted probabilistic random walk after 249350 steps, run timeout after 3001 ms. (steps per millisecond=83 ) properties seen :{}
Probabilistic random walk after 249350 steps, saw 137713 distinct states, run finished after 3003 ms. (steps per millisecond=83 ) properties seen :0
Running SMT prover for 5 properties.
[2023-03-22 03:53:57] [INFO ] Flow matrix only has 416 transitions (discarded 168 similar events)
[2023-03-22 03:53:57] [INFO ] Invariant cache hit.
[2023-03-22 03:53:57] [INFO ] [Real]Absence check using 82 positive place invariants in 19 ms returned sat
[2023-03-22 03:53:57] [INFO ] After 443ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:5
[2023-03-22 03:53:57] [INFO ] [Nat]Absence check using 82 positive place invariants in 14 ms returned sat
[2023-03-22 03:53:58] [INFO ] After 473ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :5
[2023-03-22 03:53:58] [INFO ] State equation strengthened by 112 read => feed constraints.
[2023-03-22 03:53:58] [INFO ] After 415ms SMT Verify possible using 112 Read/Feed constraints in natural domain returned unsat :0 sat :5
[2023-03-22 03:53:59] [INFO ] Deduced a trap composed of 9 places in 69 ms of which 1 ms to minimize.
[2023-03-22 03:53:59] [INFO ] Deduced a trap composed of 28 places in 78 ms of which 0 ms to minimize.
[2023-03-22 03:53:59] [INFO ] Deduced a trap composed of 26 places in 80 ms of which 0 ms to minimize.
[2023-03-22 03:53:59] [INFO ] Deduced a trap composed of 27 places in 83 ms of which 1 ms to minimize.
[2023-03-22 03:53:59] [INFO ] Deduced a trap composed of 9 places in 78 ms of which 0 ms to minimize.
[2023-03-22 03:53:59] [INFO ] Deduced a trap composed of 9 places in 83 ms of which 0 ms to minimize.
[2023-03-22 03:53:59] [INFO ] Deduced a trap composed of 28 places in 85 ms of which 1 ms to minimize.
[2023-03-22 03:53:59] [INFO ] Deduced a trap composed of 20 places in 89 ms of which 0 ms to minimize.
[2023-03-22 03:53:59] [INFO ] Deduced a trap composed of 19 places in 81 ms of which 1 ms to minimize.
[2023-03-22 03:54:00] [INFO ] Deduced a trap composed of 43 places in 83 ms of which 1 ms to minimize.
[2023-03-22 03:54:00] [INFO ] Deduced a trap composed of 35 places in 89 ms of which 0 ms to minimize.
[2023-03-22 03:54:00] [INFO ] Deduced a trap composed of 27 places in 76 ms of which 0 ms to minimize.
[2023-03-22 03:54:00] [INFO ] Deduced a trap composed of 23 places in 93 ms of which 0 ms to minimize.
[2023-03-22 03:54:00] [INFO ] Deduced a trap composed of 27 places in 82 ms of which 1 ms to minimize.
[2023-03-22 03:54:00] [INFO ] Deduced a trap composed of 38 places in 99 ms of which 1 ms to minimize.
[2023-03-22 03:54:00] [INFO ] Deduced a trap composed of 25 places in 90 ms of which 1 ms to minimize.
[2023-03-22 03:54:00] [INFO ] Deduced a trap composed of 20 places in 95 ms of which 0 ms to minimize.
[2023-03-22 03:54:00] [INFO ] Deduced a trap composed of 12 places in 90 ms of which 0 ms to minimize.
[2023-03-22 03:54:00] [INFO ] Deduced a trap composed of 14 places in 86 ms of which 0 ms to minimize.
[2023-03-22 03:54:01] [INFO ] Deduced a trap composed of 30 places in 79 ms of which 0 ms to minimize.
[2023-03-22 03:54:01] [INFO ] Deduced a trap composed of 33 places in 94 ms of which 0 ms to minimize.
[2023-03-22 03:54:01] [INFO ] Deduced a trap composed of 30 places in 88 ms of which 0 ms to minimize.
[2023-03-22 03:54:01] [INFO ] Deduced a trap composed of 9 places in 82 ms of which 0 ms to minimize.
[2023-03-22 03:54:01] [INFO ] Deduced a trap composed of 20 places in 87 ms of which 0 ms to minimize.
[2023-03-22 03:54:01] [INFO ] Deduced a trap composed of 22 places in 87 ms of which 1 ms to minimize.
[2023-03-22 03:54:01] [INFO ] Deduced a trap composed of 28 places in 86 ms of which 0 ms to minimize.
[2023-03-22 03:54:01] [INFO ] Deduced a trap composed of 9 places in 87 ms of which 0 ms to minimize.
[2023-03-22 03:54:01] [INFO ] Deduced a trap composed of 25 places in 93 ms of which 0 ms to minimize.
[2023-03-22 03:54:02] [INFO ] Deduced a trap composed of 9 places in 81 ms of which 1 ms to minimize.
[2023-03-22 03:54:02] [INFO ] Deduced a trap composed of 33 places in 76 ms of which 1 ms to minimize.
[2023-03-22 03:54:02] [INFO ] Deduced a trap composed of 22 places in 77 ms of which 0 ms to minimize.
[2023-03-22 03:54:02] [INFO ] Deduced a trap composed of 26 places in 93 ms of which 0 ms to minimize.
[2023-03-22 03:54:02] [INFO ] Deduced a trap composed of 21 places in 86 ms of which 1 ms to minimize.
[2023-03-22 03:54:02] [INFO ] Deduced a trap composed of 26 places in 80 ms of which 0 ms to minimize.
[2023-03-22 03:54:02] [INFO ] Deduced a trap composed of 34 places in 84 ms of which 0 ms to minimize.
[2023-03-22 03:54:02] [INFO ] Deduced a trap composed of 28 places in 87 ms of which 0 ms to minimize.
[2023-03-22 03:54:02] [INFO ] Deduced a trap composed of 9 places in 86 ms of which 1 ms to minimize.
[2023-03-22 03:54:03] [INFO ] Deduced a trap composed of 30 places in 87 ms of which 1 ms to minimize.
[2023-03-22 03:54:03] [INFO ] Deduced a trap composed of 19 places in 85 ms of which 0 ms to minimize.
[2023-03-22 03:54:03] [INFO ] Deduced a trap composed of 28 places in 80 ms of which 0 ms to minimize.
[2023-03-22 03:54:03] [INFO ] Deduced a trap composed of 9 places in 76 ms of which 1 ms to minimize.
[2023-03-22 03:54:03] [INFO ] Deduced a trap composed of 25 places in 71 ms of which 0 ms to minimize.
[2023-03-22 03:54:03] [INFO ] Deduced a trap composed of 26 places in 75 ms of which 0 ms to minimize.
[2023-03-22 03:54:03] [INFO ] Deduced a trap composed of 22 places in 68 ms of which 0 ms to minimize.
[2023-03-22 03:54:03] [INFO ] Deduced a trap composed of 22 places in 70 ms of which 0 ms to minimize.
[2023-03-22 03:54:03] [INFO ] Deduced a trap composed of 26 places in 69 ms of which 1 ms to minimize.
[2023-03-22 03:54:03] [INFO ] Deduced a trap composed of 28 places in 69 ms of which 2 ms to minimize.
[2023-03-22 03:54:04] [INFO ] Deduced a trap composed of 18 places in 79 ms of which 0 ms to minimize.
[2023-03-22 03:54:04] [INFO ] Deduced a trap composed of 38 places in 71 ms of which 1 ms to minimize.
[2023-03-22 03:54:04] [INFO ] Deduced a trap composed of 34 places in 87 ms of which 0 ms to minimize.
[2023-03-22 03:54:04] [INFO ] Deduced a trap composed of 31 places in 82 ms of which 1 ms to minimize.
[2023-03-22 03:54:04] [INFO ] Deduced a trap composed of 34 places in 85 ms of which 0 ms to minimize.
[2023-03-22 03:54:04] [INFO ] Deduced a trap composed of 29 places in 76 ms of which 0 ms to minimize.
[2023-03-22 03:54:04] [INFO ] Deduced a trap composed of 29 places in 74 ms of which 0 ms to minimize.
[2023-03-22 03:54:04] [INFO ] Deduced a trap composed of 26 places in 67 ms of which 0 ms to minimize.
[2023-03-22 03:54:04] [INFO ] Deduced a trap composed of 32 places in 80 ms of which 0 ms to minimize.
[2023-03-22 03:54:04] [INFO ] Deduced a trap composed of 22 places in 81 ms of which 0 ms to minimize.
[2023-03-22 03:54:05] [INFO ] Deduced a trap composed of 28 places in 85 ms of which 0 ms to minimize.
[2023-03-22 03:54:05] [INFO ] Deduced a trap composed of 27 places in 75 ms of which 0 ms to minimize.
[2023-03-22 03:54:05] [INFO ] Deduced a trap composed of 32 places in 78 ms of which 0 ms to minimize.
[2023-03-22 03:54:05] [INFO ] Deduced a trap composed of 8 places in 71 ms of which 0 ms to minimize.
[2023-03-22 03:54:05] [INFO ] Deduced a trap composed of 27 places in 76 ms of which 1 ms to minimize.
[2023-03-22 03:54:05] [INFO ] Deduced a trap composed of 9 places in 70 ms of which 0 ms to minimize.
[2023-03-22 03:54:05] [INFO ] Deduced a trap composed of 27 places in 62 ms of which 1 ms to minimize.
[2023-03-22 03:54:05] [INFO ] Deduced a trap composed of 24 places in 58 ms of which 1 ms to minimize.
[2023-03-22 03:54:05] [INFO ] Deduced a trap composed of 25 places in 72 ms of which 0 ms to minimize.
[2023-03-22 03:54:05] [INFO ] Deduced a trap composed of 27 places in 72 ms of which 1 ms to minimize.
[2023-03-22 03:54:06] [INFO ] Deduced a trap composed of 36 places in 76 ms of which 0 ms to minimize.
[2023-03-22 03:54:06] [INFO ] Deduced a trap composed of 30 places in 70 ms of which 0 ms to minimize.
[2023-03-22 03:54:06] [INFO ] Deduced a trap composed of 35 places in 86 ms of which 0 ms to minimize.
[2023-03-22 03:54:06] [INFO ] Deduced a trap composed of 21 places in 70 ms of which 1 ms to minimize.
[2023-03-22 03:54:06] [INFO ] Deduced a trap composed of 29 places in 85 ms of which 1 ms to minimize.
[2023-03-22 03:54:06] [INFO ] Deduced a trap composed of 46 places in 86 ms of which 0 ms to minimize.
[2023-03-22 03:54:06] [INFO ] Deduced a trap composed of 26 places in 72 ms of which 0 ms to minimize.
[2023-03-22 03:54:06] [INFO ] Deduced a trap composed of 31 places in 83 ms of which 0 ms to minimize.
[2023-03-22 03:54:06] [INFO ] Deduced a trap composed of 24 places in 69 ms of which 0 ms to minimize.
[2023-03-22 03:54:06] [INFO ] Deduced a trap composed of 37 places in 88 ms of which 0 ms to minimize.
[2023-03-22 03:54:07] [INFO ] Deduced a trap composed of 37 places in 81 ms of which 0 ms to minimize.
[2023-03-22 03:54:07] [INFO ] Deduced a trap composed of 23 places in 72 ms of which 0 ms to minimize.
[2023-03-22 03:54:07] [INFO ] Deduced a trap composed of 24 places in 72 ms of which 0 ms to minimize.
[2023-03-22 03:54:07] [INFO ] Deduced a trap composed of 22 places in 63 ms of which 0 ms to minimize.
[2023-03-22 03:54:07] [INFO ] Deduced a trap composed of 25 places in 70 ms of which 0 ms to minimize.
[2023-03-22 03:54:07] [INFO ] Deduced a trap composed of 31 places in 69 ms of which 0 ms to minimize.
[2023-03-22 03:54:07] [INFO ] Deduced a trap composed of 23 places in 66 ms of which 0 ms to minimize.
[2023-03-22 03:54:07] [INFO ] Deduced a trap composed of 22 places in 65 ms of which 0 ms to minimize.
[2023-03-22 03:54:07] [INFO ] Deduced a trap composed of 27 places in 69 ms of which 0 ms to minimize.
[2023-03-22 03:54:07] [INFO ] Deduced a trap composed of 24 places in 64 ms of which 1 ms to minimize.
[2023-03-22 03:54:08] [INFO ] Deduced a trap composed of 26 places in 64 ms of which 1 ms to minimize.
[2023-03-22 03:54:08] [INFO ] Deduced a trap composed of 21 places in 70 ms of which 1 ms to minimize.
[2023-03-22 03:54:08] [INFO ] Deduced a trap composed of 21 places in 62 ms of which 0 ms to minimize.
[2023-03-22 03:54:08] [INFO ] Deduced a trap composed of 30 places in 84 ms of which 1 ms to minimize.
[2023-03-22 03:54:08] [INFO ] Deduced a trap composed of 31 places in 84 ms of which 0 ms to minimize.
[2023-03-22 03:54:08] [INFO ] Deduced a trap composed of 33 places in 79 ms of which 0 ms to minimize.
[2023-03-22 03:54:08] [INFO ] Deduced a trap composed of 24 places in 69 ms of which 0 ms to minimize.
[2023-03-22 03:54:08] [INFO ] Deduced a trap composed of 27 places in 76 ms of which 1 ms to minimize.
[2023-03-22 03:54:08] [INFO ] Deduced a trap composed of 25 places in 72 ms of which 0 ms to minimize.
[2023-03-22 03:54:08] [INFO ] Deduced a trap composed of 26 places in 76 ms of which 0 ms to minimize.
[2023-03-22 03:54:09] [INFO ] Deduced a trap composed of 25 places in 70 ms of which 0 ms to minimize.
[2023-03-22 03:54:09] [INFO ] Deduced a trap composed of 29 places in 66 ms of which 1 ms to minimize.
[2023-03-22 03:54:09] [INFO ] Deduced a trap composed of 28 places in 62 ms of which 0 ms to minimize.
[2023-03-22 03:54:09] [INFO ] Deduced a trap composed of 24 places in 75 ms of which 1 ms to minimize.
[2023-03-22 03:54:09] [INFO ] Deduced a trap composed of 29 places in 69 ms of which 0 ms to minimize.
[2023-03-22 03:54:09] [INFO ] Deduced a trap composed of 18 places in 63 ms of which 1 ms to minimize.
[2023-03-22 03:54:09] [INFO ] Deduced a trap composed of 22 places in 65 ms of which 0 ms to minimize.
[2023-03-22 03:54:09] [INFO ] Deduced a trap composed of 29 places in 60 ms of which 0 ms to minimize.
[2023-03-22 03:54:09] [INFO ] Deduced a trap composed of 24 places in 69 ms of which 1 ms to minimize.
[2023-03-22 03:54:09] [INFO ] Deduced a trap composed of 34 places in 76 ms of which 0 ms to minimize.
[2023-03-22 03:54:10] [INFO ] Deduced a trap composed of 22 places in 66 ms of which 1 ms to minimize.
[2023-03-22 03:54:10] [INFO ] Deduced a trap composed of 31 places in 72 ms of which 0 ms to minimize.
[2023-03-22 03:54:10] [INFO ] Deduced a trap composed of 17 places in 66 ms of which 0 ms to minimize.
[2023-03-22 03:54:10] [INFO ] Deduced a trap composed of 33 places in 78 ms of which 1 ms to minimize.
[2023-03-22 03:54:10] [INFO ] Deduced a trap composed of 23 places in 66 ms of which 1 ms to minimize.
[2023-03-22 03:54:10] [INFO ] Deduced a trap composed of 28 places in 80 ms of which 0 ms to minimize.
[2023-03-22 03:54:10] [INFO ] Deduced a trap composed of 19 places in 79 ms of which 0 ms to minimize.
[2023-03-22 03:54:10] [INFO ] Deduced a trap composed of 9 places in 79 ms of which 1 ms to minimize.
[2023-03-22 03:54:10] [INFO ] Deduced a trap composed of 28 places in 80 ms of which 0 ms to minimize.
[2023-03-22 03:54:10] [INFO ] Deduced a trap composed of 30 places in 78 ms of which 0 ms to minimize.
[2023-03-22 03:54:11] [INFO ] Deduced a trap composed of 24 places in 74 ms of which 0 ms to minimize.
[2023-03-22 03:54:11] [INFO ] Deduced a trap composed of 30 places in 78 ms of which 1 ms to minimize.
[2023-03-22 03:54:11] [INFO ] Deduced a trap composed of 22 places in 77 ms of which 0 ms to minimize.
[2023-03-22 03:54:11] [INFO ] Deduced a trap composed of 31 places in 74 ms of which 1 ms to minimize.
[2023-03-22 03:54:11] [INFO ] Deduced a trap composed of 17 places in 73 ms of which 0 ms to minimize.
[2023-03-22 03:54:11] [INFO ] Deduced a trap composed of 30 places in 73 ms of which 0 ms to minimize.
[2023-03-22 03:54:11] [INFO ] Deduced a trap composed of 36 places in 66 ms of which 0 ms to minimize.
[2023-03-22 03:54:11] [INFO ] Deduced a trap composed of 31 places in 77 ms of which 0 ms to minimize.
[2023-03-22 03:54:11] [INFO ] Deduced a trap composed of 23 places in 72 ms of which 1 ms to minimize.
[2023-03-22 03:54:12] [INFO ] Deduced a trap composed of 18 places in 83 ms of which 1 ms to minimize.
[2023-03-22 03:54:12] [INFO ] Deduced a trap composed of 30 places in 81 ms of which 0 ms to minimize.
[2023-03-22 03:54:12] [INFO ] Deduced a trap composed of 18 places in 72 ms of which 0 ms to minimize.
[2023-03-22 03:54:12] [INFO ] Deduced a trap composed of 20 places in 87 ms of which 0 ms to minimize.
[2023-03-22 03:54:12] [INFO ] Deduced a trap composed of 29 places in 70 ms of which 0 ms to minimize.
[2023-03-22 03:54:12] [INFO ] Deduced a trap composed of 25 places in 73 ms of which 0 ms to minimize.
[2023-03-22 03:54:12] [INFO ] Deduced a trap composed of 23 places in 70 ms of which 1 ms to minimize.
[2023-03-22 03:54:12] [INFO ] Deduced a trap composed of 32 places in 72 ms of which 0 ms to minimize.
[2023-03-22 03:54:12] [INFO ] Deduced a trap composed of 22 places in 73 ms of which 0 ms to minimize.
[2023-03-22 03:54:12] [INFO ] Deduced a trap composed of 32 places in 72 ms of which 1 ms to minimize.
[2023-03-22 03:54:13] [INFO ] Deduced a trap composed of 37 places in 70 ms of which 1 ms to minimize.
[2023-03-22 03:54:13] [INFO ] Deduced a trap composed of 27 places in 69 ms of which 0 ms to minimize.
[2023-03-22 03:54:13] [INFO ] Deduced a trap composed of 27 places in 73 ms of which 1 ms to minimize.
[2023-03-22 03:54:13] [INFO ] Deduced a trap composed of 24 places in 86 ms of which 0 ms to minimize.
[2023-03-22 03:54:13] [INFO ] Deduced a trap composed of 27 places in 71 ms of which 0 ms to minimize.
[2023-03-22 03:54:13] [INFO ] Deduced a trap composed of 59 places in 82 ms of which 0 ms to minimize.
[2023-03-22 03:54:13] [INFO ] Deduced a trap composed of 22 places in 75 ms of which 0 ms to minimize.
[2023-03-22 03:54:13] [INFO ] Deduced a trap composed of 20 places in 84 ms of which 0 ms to minimize.
[2023-03-22 03:54:13] [INFO ] Deduced a trap composed of 27 places in 71 ms of which 0 ms to minimize.
[2023-03-22 03:54:14] [INFO ] Deduced a trap composed of 18 places in 89 ms of which 0 ms to minimize.
[2023-03-22 03:54:14] [INFO ] Deduced a trap composed of 18 places in 72 ms of which 0 ms to minimize.
[2023-03-22 03:54:14] [INFO ] Deduced a trap composed of 18 places in 67 ms of which 0 ms to minimize.
[2023-03-22 03:54:14] [INFO ] Deduced a trap composed of 9 places in 32 ms of which 0 ms to minimize.
[2023-03-22 03:54:14] [INFO ] Deduced a trap composed of 20 places in 76 ms of which 0 ms to minimize.
[2023-03-22 03:54:14] [INFO ] Deduced a trap composed of 22 places in 88 ms of which 0 ms to minimize.
[2023-03-22 03:54:14] [INFO ] Deduced a trap composed of 22 places in 75 ms of which 0 ms to minimize.
[2023-03-22 03:54:14] [INFO ] Deduced a trap composed of 28 places in 66 ms of which 0 ms to minimize.
[2023-03-22 03:54:14] [INFO ] Deduced a trap composed of 35 places in 78 ms of which 1 ms to minimize.
[2023-03-22 03:54:15] [INFO ] Deduced a trap composed of 22 places in 69 ms of which 0 ms to minimize.
[2023-03-22 03:54:15] [INFO ] Deduced a trap composed of 26 places in 78 ms of which 0 ms to minimize.
[2023-03-22 03:54:15] [INFO ] Deduced a trap composed of 27 places in 71 ms of which 1 ms to minimize.
[2023-03-22 03:54:15] [INFO ] Deduced a trap composed of 16 places in 77 ms of which 0 ms to minimize.
[2023-03-22 03:54:15] [INFO ] Deduced a trap composed of 26 places in 85 ms of which 0 ms to minimize.
[2023-03-22 03:54:15] [INFO ] Deduced a trap composed of 36 places in 88 ms of which 1 ms to minimize.
[2023-03-22 03:54:15] [INFO ] Deduced a trap composed of 29 places in 80 ms of which 0 ms to minimize.
[2023-03-22 03:54:15] [INFO ] Deduced a trap composed of 19 places in 77 ms of which 0 ms to minimize.
[2023-03-22 03:54:16] [INFO ] Deduced a trap composed of 35 places in 75 ms of which 1 ms to minimize.
[2023-03-22 03:54:16] [INFO ] Deduced a trap composed of 22 places in 76 ms of which 1 ms to minimize.
[2023-03-22 03:54:16] [INFO ] Deduced a trap composed of 24 places in 69 ms of which 1 ms to minimize.
[2023-03-22 03:54:16] [INFO ] Deduced a trap composed of 32 places in 69 ms of which 0 ms to minimize.
[2023-03-22 03:54:16] [INFO ] Deduced a trap composed of 27 places in 60 ms of which 0 ms to minimize.
[2023-03-22 03:54:16] [INFO ] Deduced a trap composed of 27 places in 87 ms of which 0 ms to minimize.
[2023-03-22 03:54:16] [INFO ] Deduced a trap composed of 20 places in 77 ms of which 0 ms to minimize.
[2023-03-22 03:54:16] [INFO ] Deduced a trap composed of 27 places in 87 ms of which 0 ms to minimize.
[2023-03-22 03:54:16] [INFO ] Deduced a trap composed of 25 places in 74 ms of which 0 ms to minimize.
[2023-03-22 03:54:17] [INFO ] Deduced a trap composed of 29 places in 76 ms of which 1 ms to minimize.
[2023-03-22 03:54:17] [INFO ] Deduced a trap composed of 33 places in 81 ms of which 0 ms to minimize.
[2023-03-22 03:54:17] [INFO ] Deduced a trap composed of 24 places in 70 ms of which 1 ms to minimize.
[2023-03-22 03:54:17] [INFO ] Deduced a trap composed of 32 places in 75 ms of which 1 ms to minimize.
[2023-03-22 03:54:17] [INFO ] Deduced a trap composed of 35 places in 91 ms of which 1 ms to minimize.
[2023-03-22 03:54:17] [INFO ] Deduced a trap composed of 24 places in 82 ms of which 1 ms to minimize.
[2023-03-22 03:54:17] [INFO ] Deduced a trap composed of 26 places in 89 ms of which 1 ms to minimize.
[2023-03-22 03:54:18] [INFO ] Deduced a trap composed of 11 places in 90 ms of which 1 ms to minimize.
[2023-03-22 03:54:18] [INFO ] Deduced a trap composed of 25 places in 79 ms of which 1 ms to minimize.
[2023-03-22 03:54:18] [INFO ] Deduced a trap composed of 18 places in 74 ms of which 1 ms to minimize.
[2023-03-22 03:54:18] [INFO ] Deduced a trap composed of 32 places in 86 ms of which 0 ms to minimize.
[2023-03-22 03:54:18] [INFO ] Deduced a trap composed of 22 places in 81 ms of which 0 ms to minimize.
[2023-03-22 03:54:18] [INFO ] Deduced a trap composed of 32 places in 92 ms of which 1 ms to minimize.
[2023-03-22 03:54:18] [INFO ] Deduced a trap composed of 9 places in 32 ms of which 1 ms to minimize.
[2023-03-22 03:54:18] [INFO ] Deduced a trap composed of 41 places in 80 ms of which 1 ms to minimize.
[2023-03-22 03:54:18] [INFO ] Deduced a trap composed of 19 places in 86 ms of which 0 ms to minimize.
[2023-03-22 03:54:19] [INFO ] Deduced a trap composed of 20 places in 95 ms of which 0 ms to minimize.
[2023-03-22 03:54:19] [INFO ] Deduced a trap composed of 18 places in 67 ms of which 1 ms to minimize.
[2023-03-22 03:54:19] [INFO ] Deduced a trap composed of 24 places in 67 ms of which 1 ms to minimize.
[2023-03-22 03:54:19] [INFO ] Deduced a trap composed of 17 places in 78 ms of which 0 ms to minimize.
[2023-03-22 03:54:19] [INFO ] Deduced a trap composed of 26 places in 66 ms of which 0 ms to minimize.
[2023-03-22 03:54:19] [INFO ] Deduced a trap composed of 28 places in 80 ms of which 0 ms to minimize.
[2023-03-22 03:54:19] [INFO ] Deduced a trap composed of 23 places in 77 ms of which 1 ms to minimize.
[2023-03-22 03:54:19] [INFO ] Deduced a trap composed of 38 places in 77 ms of which 0 ms to minimize.
[2023-03-22 03:54:19] [INFO ] Deduced a trap composed of 26 places in 82 ms of which 1 ms to minimize.
[2023-03-22 03:54:20] [INFO ] Deduced a trap composed of 30 places in 84 ms of which 1 ms to minimize.
[2023-03-22 03:54:20] [INFO ] Deduced a trap composed of 22 places in 93 ms of which 0 ms to minimize.
[2023-03-22 03:54:20] [INFO ] Deduced a trap composed of 32 places in 87 ms of which 0 ms to minimize.
[2023-03-22 03:54:20] [INFO ] Deduced a trap composed of 20 places in 84 ms of which 0 ms to minimize.
[2023-03-22 03:54:20] [INFO ] Deduced a trap composed of 21 places in 79 ms of which 1 ms to minimize.
[2023-03-22 03:54:20] [INFO ] Deduced a trap composed of 37 places in 78 ms of which 0 ms to minimize.
[2023-03-22 03:54:20] [INFO ] Deduced a trap composed of 30 places in 77 ms of which 0 ms to minimize.
[2023-03-22 03:54:21] [INFO ] Deduced a trap composed of 38 places in 80 ms of which 0 ms to minimize.
[2023-03-22 03:54:21] [INFO ] Deduced a trap composed of 45 places in 79 ms of which 0 ms to minimize.
[2023-03-22 03:54:21] [INFO ] Deduced a trap composed of 24 places in 74 ms of which 1 ms to minimize.
[2023-03-22 03:54:21] [INFO ] Deduced a trap composed of 29 places in 87 ms of which 0 ms to minimize.
[2023-03-22 03:54:21] [INFO ] Deduced a trap composed of 28 places in 83 ms of which 0 ms to minimize.
[2023-03-22 03:54:21] [INFO ] Deduced a trap composed of 25 places in 83 ms of which 0 ms to minimize.
[2023-03-22 03:54:21] [INFO ] Deduced a trap composed of 34 places in 79 ms of which 0 ms to minimize.
[2023-03-22 03:54:21] [INFO ] Deduced a trap composed of 19 places in 77 ms of which 0 ms to minimize.
[2023-03-22 03:54:21] [INFO ] Deduced a trap composed of 30 places in 73 ms of which 0 ms to minimize.
[2023-03-22 03:54:22] [INFO ] Deduced a trap composed of 20 places in 77 ms of which 0 ms to minimize.
[2023-03-22 03:54:22] [INFO ] Deduced a trap composed of 24 places in 69 ms of which 0 ms to minimize.
[2023-03-22 03:54:22] [INFO ] Deduced a trap composed of 20 places in 66 ms of which 0 ms to minimize.
[2023-03-22 03:54:22] [INFO ] Deduced a trap composed of 29 places in 82 ms of which 1 ms to minimize.
[2023-03-22 03:54:22] [INFO ] Deduced a trap composed of 33 places in 85 ms of which 0 ms to minimize.
[2023-03-22 03:54:22] [INFO ] Deduced a trap composed of 18 places in 80 ms of which 1 ms to minimize.
[2023-03-22 03:54:22] [INFO ] Deduced a trap composed of 24 places in 80 ms of which 1 ms to minimize.
[2023-03-22 03:54:22] [INFO ] Deduced a trap composed of 27 places in 73 ms of which 1 ms to minimize.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineWithTraps(DeadlockTester.java:1255)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineResultsWithTraps(DeadlockTester.java:736)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:656)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 03:54:22] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 03:54:22] [INFO ] After 25025ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:5
Parikh walk visited 0 properties in 46 ms.
Support contains 112 out of 266 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 266/266 places, 584/584 transitions.
Applied a total of 0 rules in 21 ms. Remains 266 /266 variables (removed 0) and now considering 584/584 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 22 ms. Remains : 266/266 places, 584/584 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 266/266 places, 584/584 transitions.
Applied a total of 0 rules in 18 ms. Remains 266 /266 variables (removed 0) and now considering 584/584 (removed 0) transitions.
[2023-03-22 03:54:22] [INFO ] Flow matrix only has 416 transitions (discarded 168 similar events)
[2023-03-22 03:54:22] [INFO ] Invariant cache hit.
[2023-03-22 03:54:23] [INFO ] Implicit Places using invariants in 112 ms returned []
[2023-03-22 03:54:23] [INFO ] Flow matrix only has 416 transitions (discarded 168 similar events)
[2023-03-22 03:54:23] [INFO ] Invariant cache hit.
[2023-03-22 03:54:23] [INFO ] State equation strengthened by 112 read => feed constraints.
[2023-03-22 03:54:23] [INFO ] Implicit Places using invariants and state equation in 366 ms returned []
Implicit Place search using SMT with State Equation took 479 ms to find 0 implicit places.
[2023-03-22 03:54:23] [INFO ] Redundant transitions in 37 ms returned []
[2023-03-22 03:54:23] [INFO ] Flow matrix only has 416 transitions (discarded 168 similar events)
[2023-03-22 03:54:23] [INFO ] Invariant cache hit.
[2023-03-22 03:54:23] [INFO ] Dead Transitions using invariants and state equation in 218 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 764 ms. Remains : 266/266 places, 584/584 transitions.
Graph (trivial) has 149 edges and 266 vertex of which 30 / 266 are part of one of the 6 SCC in 3 ms
Free SCC test removed 24 places
Drop transitions removed 72 transitions
Ensure Unique test removed 126 transitions
Reduce isomorphic transitions removed 198 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 5 place count 240 transition count 384
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 7 place count 238 transition count 380
Iterating global reduction 0 with 2 rules applied. Total rules applied 9 place count 238 transition count 380
Free-agglomeration rule applied 6 times.
Iterating global reduction 0 with 6 rules applied. Total rules applied 15 place count 238 transition count 374
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 0 with 6 rules applied. Total rules applied 21 place count 232 transition count 374
Partial Free-agglomeration rule applied 8 times.
Drop transitions removed 8 transitions
Iterating global reduction 1 with 8 rules applied. Total rules applied 29 place count 232 transition count 374
Applied a total of 29 rules in 72 ms. Remains 232 /266 variables (removed 34) and now considering 374/584 (removed 210) transitions.
Running SMT prover for 5 properties.
// Phase 1: matrix 374 rows 232 cols
[2023-03-22 03:54:23] [INFO ] Computed 82 place invariants in 3 ms
[2023-03-22 03:54:23] [INFO ] [Real]Absence check using 82 positive place invariants in 13 ms returned sat
[2023-03-22 03:54:24] [INFO ] After 669ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:5
[2023-03-22 03:54:24] [INFO ] [Nat]Absence check using 82 positive place invariants in 13 ms returned sat
[2023-03-22 03:54:25] [INFO ] After 476ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :5
[2023-03-22 03:54:25] [INFO ] Deduced a trap composed of 8 places in 31 ms of which 0 ms to minimize.
[2023-03-22 03:54:25] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 59 ms
[2023-03-22 03:54:25] [INFO ] After 941ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :5
Attempting to minimize the solution found.
Minimization took 374 ms.
[2023-03-22 03:54:25] [INFO ] After 1408ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :5
[2023-03-22 03:54:25] [INFO ] Flatten gal took : 35 ms
[2023-03-22 03:54:26] [INFO ] Flatten gal took : 49 ms
[2023-03-22 03:54:26] [INFO ] Input system was already deterministic with 584 transitions.
Computed a total of 1 stabilizing places and 8 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 266/266 places, 584/584 transitions.
Applied a total of 0 rules in 2 ms. Remains 266 /266 variables (removed 0) and now considering 584/584 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 266/266 places, 584/584 transitions.
[2023-03-22 03:54:26] [INFO ] Flatten gal took : 25 ms
[2023-03-22 03:54:26] [INFO ] Flatten gal took : 25 ms
[2023-03-22 03:54:26] [INFO ] Input system was already deterministic with 584 transitions.
Starting structural reductions in LTL mode, iteration 0 : 266/266 places, 584/584 transitions.
Applied a total of 0 rules in 4 ms. Remains 266 /266 variables (removed 0) and now considering 584/584 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 266/266 places, 584/584 transitions.
[2023-03-22 03:54:26] [INFO ] Flatten gal took : 20 ms
[2023-03-22 03:54:26] [INFO ] Flatten gal took : 21 ms
[2023-03-22 03:54:26] [INFO ] Input system was already deterministic with 584 transitions.
Starting structural reductions in LTL mode, iteration 0 : 266/266 places, 584/584 transitions.
Applied a total of 0 rules in 4 ms. Remains 266 /266 variables (removed 0) and now considering 584/584 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 266/266 places, 584/584 transitions.
[2023-03-22 03:54:26] [INFO ] Flatten gal took : 19 ms
[2023-03-22 03:54:26] [INFO ] Flatten gal took : 22 ms
[2023-03-22 03:54:26] [INFO ] Input system was already deterministic with 584 transitions.
Starting structural reductions in LTL mode, iteration 0 : 266/266 places, 584/584 transitions.
Applied a total of 0 rules in 3 ms. Remains 266 /266 variables (removed 0) and now considering 584/584 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 266/266 places, 584/584 transitions.
[2023-03-22 03:54:26] [INFO ] Flatten gal took : 18 ms
[2023-03-22 03:54:26] [INFO ] Flatten gal took : 19 ms
[2023-03-22 03:54:26] [INFO ] Input system was already deterministic with 584 transitions.
Starting structural reductions in LTL mode, iteration 0 : 266/266 places, 584/584 transitions.
Applied a total of 0 rules in 1 ms. Remains 266 /266 variables (removed 0) and now considering 584/584 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 266/266 places, 584/584 transitions.
[2023-03-22 03:54:26] [INFO ] Flatten gal took : 19 ms
[2023-03-22 03:54:26] [INFO ] Flatten gal took : 23 ms
[2023-03-22 03:54:26] [INFO ] Input system was already deterministic with 584 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 266/266 places, 584/584 transitions.
Applied a total of 0 rules in 18 ms. Remains 266 /266 variables (removed 0) and now considering 584/584 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 18 ms. Remains : 266/266 places, 584/584 transitions.
[2023-03-22 03:54:26] [INFO ] Flatten gal took : 16 ms
[2023-03-22 03:54:26] [INFO ] Flatten gal took : 19 ms
[2023-03-22 03:54:26] [INFO ] Input system was already deterministic with 584 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 266/266 places, 584/584 transitions.
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 0 with 16 rules applied. Total rules applied 16 place count 258 transition count 576
Applied a total of 16 rules in 18 ms. Remains 258 /266 variables (removed 8) and now considering 576/584 (removed 8) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 19 ms. Remains : 258/266 places, 576/584 transitions.
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 16 ms
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 17 ms
[2023-03-22 03:54:27] [INFO ] Input system was already deterministic with 576 transitions.
Starting structural reductions in LTL mode, iteration 0 : 266/266 places, 584/584 transitions.
Applied a total of 0 rules in 2 ms. Remains 266 /266 variables (removed 0) and now considering 584/584 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 266/266 places, 584/584 transitions.
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 16 ms
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 18 ms
[2023-03-22 03:54:27] [INFO ] Input system was already deterministic with 584 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 266/266 places, 584/584 transitions.
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 0 with 16 rules applied. Total rules applied 16 place count 258 transition count 576
Applied a total of 16 rules in 19 ms. Remains 258 /266 variables (removed 8) and now considering 576/584 (removed 8) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 20 ms. Remains : 258/266 places, 576/584 transitions.
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 18 ms
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 16 ms
[2023-03-22 03:54:27] [INFO ] Input system was already deterministic with 576 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 266/266 places, 584/584 transitions.
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 0 with 16 rules applied. Total rules applied 16 place count 258 transition count 576
Applied a total of 16 rules in 17 ms. Remains 258 /266 variables (removed 8) and now considering 576/584 (removed 8) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 258/266 places, 576/584 transitions.
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 14 ms
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 15 ms
[2023-03-22 03:54:27] [INFO ] Input system was already deterministic with 576 transitions.
Starting structural reductions in LTL mode, iteration 0 : 266/266 places, 584/584 transitions.
Applied a total of 0 rules in 4 ms. Remains 266 /266 variables (removed 0) and now considering 584/584 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 266/266 places, 584/584 transitions.
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 14 ms
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 15 ms
[2023-03-22 03:54:27] [INFO ] Input system was already deterministic with 584 transitions.
Starting structural reductions in LTL mode, iteration 0 : 266/266 places, 584/584 transitions.
Applied a total of 0 rules in 3 ms. Remains 266 /266 variables (removed 0) and now considering 584/584 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 266/266 places, 584/584 transitions.
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 14 ms
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 15 ms
[2023-03-22 03:54:27] [INFO ] Input system was already deterministic with 584 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 266/266 places, 584/584 transitions.
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 0 with 14 rules applied. Total rules applied 14 place count 259 transition count 577
Applied a total of 14 rules in 14 ms. Remains 259 /266 variables (removed 7) and now considering 577/584 (removed 7) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 15 ms. Remains : 259/266 places, 577/584 transitions.
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 13 ms
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 17 ms
[2023-03-22 03:54:27] [INFO ] Input system was already deterministic with 577 transitions.
Starting structural reductions in LTL mode, iteration 0 : 266/266 places, 584/584 transitions.
Applied a total of 0 rules in 2 ms. Remains 266 /266 variables (removed 0) and now considering 584/584 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 266/266 places, 584/584 transitions.
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 14 ms
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 15 ms
[2023-03-22 03:54:27] [INFO ] Input system was already deterministic with 584 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 266/266 places, 584/584 transitions.
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 0 with 14 rules applied. Total rules applied 14 place count 259 transition count 577
Applied a total of 14 rules in 13 ms. Remains 259 /266 variables (removed 7) and now considering 577/584 (removed 7) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 259/266 places, 577/584 transitions.
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 14 ms
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 14 ms
[2023-03-22 03:54:27] [INFO ] Input system was already deterministic with 577 transitions.
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 30 ms
[2023-03-22 03:54:27] [INFO ] Flatten gal took : 32 ms
[2023-03-22 03:54:28] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 29 ms.
[2023-03-22 03:54:28] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 266 places, 584 transitions and 2560 arcs took 2 ms.
Total runtime 62735 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT LamportFastMutEx-PT-8
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability
FORMULA LamportFastMutEx-PT-8-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679457858406
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 15 (type EXCL) for 0 LamportFastMutEx-PT-8-CTLFireability-00
lola: time limit : 102 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-00
lola: result : false
lola: markings : 58
lola: fired transitions : 65
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 22 (type EXCL) for 19 LamportFastMutEx-PT-8-CTLFireability-01
lola: time limit : 105 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-01
lola: result : false
lola: markings : 13
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 66 (type EXCL) for 45 LamportFastMutEx-PT-8-CTLFireability-07
lola: time limit : 112 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-07
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 11 (type EXCL) for 0 LamportFastMutEx-PT-8-CTLFireability-00
lola: time limit : 138 sec
lola: memory limit: 32 pages
lola: FINISHED task # 11 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-00
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: LAUNCH task # 31 (type EXCL) for 30 LamportFastMutEx-PT-8-CTLFireability-02
lola: time limit : 170 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 89 (type FNDP) for 39 LamportFastMutEx-PT-8-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 90 (type EQUN) for 39 LamportFastMutEx-PT-8-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 94 (type SRCH) for 39 LamportFastMutEx-PT-8-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 94 (type SRCH) for LamportFastMutEx-PT-8-CTLFireability-05
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 89 (type FNDP) for LamportFastMutEx-PT-8-CTLFireability-05
lola: result : true
lola: fired transitions : 7
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 90 (type EQUN) for LamportFastMutEx-PT-8-CTLFireability-05 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 93 (type FNDP) for 45 LamportFastMutEx-PT-8-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 95 (type EQUN) for 45 LamportFastMutEx-PT-8-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 97 (type SRCH) for 45 LamportFastMutEx-PT-8-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 90 (type EQUN) for LamportFastMutEx-PT-8-CTLFireability-05
lola: result : unknown
lola: FINISHED task # 93 (type FNDP) for LamportFastMutEx-PT-8-CTLFireability-07
lola: result : true
lola: fired transitions : 7
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 95 (type EQUN) for LamportFastMutEx-PT-8-CTLFireability-07 (obsolete)
lola: CANCELED task # 97 (type SRCH) for LamportFastMutEx-PT-8-CTLFireability-07 (obsolete)
lola: FINISHED task # 97 (type SRCH) for LamportFastMutEx-PT-8-CTLFireability-07
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:812
sara: try reading problem file /home/mcc/execution/373/CTLFireability-95.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 95 (type EQUN) for LamportFastMutEx-PT-8-CTLFireability-07
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 4/256 3/32 LamportFastMutEx-PT-8-CTLFireability-02 512879 m, 102575 m/sec, 2095158 t fired, .
Time elapsed: 14 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 9/256 5/32 LamportFastMutEx-PT-8-CTLFireability-02 990619 m, 95548 m/sec, 4224666 t fired, .
Time elapsed: 19 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 14/256 8/32 LamportFastMutEx-PT-8-CTLFireability-02 1448179 m, 91512 m/sec, 6315894 t fired, .
Time elapsed: 24 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 19/256 10/32 LamportFastMutEx-PT-8-CTLFireability-02 1888068 m, 87977 m/sec, 8663362 t fired, .
Time elapsed: 29 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 24/256 12/32 LamportFastMutEx-PT-8-CTLFireability-02 2309765 m, 84339 m/sec, 11063872 t fired, .
Time elapsed: 34 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 29/256 14/32 LamportFastMutEx-PT-8-CTLFireability-02 2740722 m, 86191 m/sec, 13163320 t fired, .
Time elapsed: 39 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 34/256 16/32 LamportFastMutEx-PT-8-CTLFireability-02 3162734 m, 84402 m/sec, 15305745 t fired, .
Time elapsed: 44 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 39/256 18/32 LamportFastMutEx-PT-8-CTLFireability-02 3564702 m, 80393 m/sec, 17737736 t fired, .
Time elapsed: 49 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 44/256 19/32 LamportFastMutEx-PT-8-CTLFireability-02 3947591 m, 76577 m/sec, 20394831 t fired, .
Time elapsed: 54 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 49/256 21/32 LamportFastMutEx-PT-8-CTLFireability-02 4345186 m, 79519 m/sec, 22467942 t fired, .
Time elapsed: 59 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 54/256 23/32 LamportFastMutEx-PT-8-CTLFireability-02 4724798 m, 75922 m/sec, 24894185 t fired, .
Time elapsed: 64 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 59/256 25/32 LamportFastMutEx-PT-8-CTLFireability-02 5109502 m, 76940 m/sec, 26945802 t fired, .
Time elapsed: 69 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 64/256 26/32 LamportFastMutEx-PT-8-CTLFireability-02 5491361 m, 76371 m/sec, 29036096 t fired, .
Time elapsed: 74 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 69/256 28/32 LamportFastMutEx-PT-8-CTLFireability-02 5877659 m, 77259 m/sec, 31051505 t fired, .
Time elapsed: 79 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 74/256 30/32 LamportFastMutEx-PT-8-CTLFireability-02 6237042 m, 71876 m/sec, 32992446 t fired, .
Time elapsed: 84 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 79/256 32/32 LamportFastMutEx-PT-8-CTLFireability-02 6606588 m, 73909 m/sec, 34962942 t fired, .
Time elapsed: 89 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 31 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 94 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 84 (type EXCL) for 83 LamportFastMutEx-PT-8-CTLFireability-13
lola: time limit : 269 sec
lola: memory limit: 32 pages
lola: FINISHED task # 84 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-13
lola: result : false
lola: markings : 13
lola: fired transitions : 66
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 78 (type EXCL) for 77 LamportFastMutEx-PT-8-CTLFireability-11
lola: time limit : 292 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 5/292 4/32 LamportFastMutEx-PT-8-CTLFireability-11 732274 m, 146454 m/sec, 2329346 t fired, .
Time elapsed: 99 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 10/292 7/32 LamportFastMutEx-PT-8-CTLFireability-11 1349385 m, 123422 m/sec, 4504539 t fired, .
Time elapsed: 104 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 15/292 10/32 LamportFastMutEx-PT-8-CTLFireability-11 1904517 m, 111026 m/sec, 6876588 t fired, .
Time elapsed: 109 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 20/292 12/32 LamportFastMutEx-PT-8-CTLFireability-11 2437692 m, 106635 m/sec, 9236916 t fired, .
Time elapsed: 114 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 25/292 15/32 LamportFastMutEx-PT-8-CTLFireability-11 2956437 m, 103749 m/sec, 11320671 t fired, .
Time elapsed: 119 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 30/292 17/32 LamportFastMutEx-PT-8-CTLFireability-11 3464784 m, 101669 m/sec, 13546778 t fired, .
Time elapsed: 124 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 35/292 19/32 LamportFastMutEx-PT-8-CTLFireability-11 3932506 m, 93544 m/sec, 16348574 t fired, .
Time elapsed: 129 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 40/292 21/32 LamportFastMutEx-PT-8-CTLFireability-11 4415521 m, 96603 m/sec, 18567396 t fired, .
Time elapsed: 134 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 45/292 24/32 LamportFastMutEx-PT-8-CTLFireability-11 4892361 m, 95368 m/sec, 20855788 t fired, .
Time elapsed: 139 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 50/292 26/32 LamportFastMutEx-PT-8-CTLFireability-11 5371199 m, 95767 m/sec, 23010773 t fired, .
Time elapsed: 144 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 55/292 28/32 LamportFastMutEx-PT-8-CTLFireability-11 5834237 m, 92607 m/sec, 24987328 t fired, .
Time elapsed: 149 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 60/292 30/32 LamportFastMutEx-PT-8-CTLFireability-11 6263647 m, 85882 m/sec, 26870818 t fired, .
Time elapsed: 154 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 65/292 32/32 LamportFastMutEx-PT-8-CTLFireability-11 6698650 m, 87000 m/sec, 28790437 t fired, .
Time elapsed: 159 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 78 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 164 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 75 (type EXCL) for 74 LamportFastMutEx-PT-8-CTLFireability-10
lola: time limit : 312 sec
lola: memory limit: 32 pages
lola: FINISHED task # 75 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-10
lola: result : true
lola: markings : 13
lola: fired transitions : 27
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 LamportFastMutEx-PT-8-CTLFireability-04
lola: time limit : 343 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/343 2/32 LamportFastMutEx-PT-8-CTLFireability-04 384752 m, 76950 m/sec, 1338227 t fired, .
Time elapsed: 169 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/343 4/32 LamportFastMutEx-PT-8-CTLFireability-04 700397 m, 63129 m/sec, 2662670 t fired, .
Time elapsed: 174 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/343 6/32 LamportFastMutEx-PT-8-CTLFireability-04 1016361 m, 63192 m/sec, 3990595 t fired, .
Time elapsed: 179 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/343 7/32 LamportFastMutEx-PT-8-CTLFireability-04 1300316 m, 56791 m/sec, 5288718 t fired, .
Time elapsed: 184 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/343 8/32 LamportFastMutEx-PT-8-CTLFireability-04 1569395 m, 53815 m/sec, 6590630 t fired, .
Time elapsed: 189 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/343 10/32 LamportFastMutEx-PT-8-CTLFireability-04 1840999 m, 54320 m/sec, 7897377 t fired, .
Time elapsed: 194 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/343 11/32 LamportFastMutEx-PT-8-CTLFireability-04 2100668 m, 51933 m/sec, 9202817 t fired, .
Time elapsed: 199 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/343 12/32 LamportFastMutEx-PT-8-CTLFireability-04 2354947 m, 50855 m/sec, 10509018 t fired, .
Time elapsed: 204 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/343 13/32 LamportFastMutEx-PT-8-CTLFireability-04 2606534 m, 50317 m/sec, 11804928 t fired, .
Time elapsed: 209 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 50/343 15/32 LamportFastMutEx-PT-8-CTLFireability-04 2856400 m, 49973 m/sec, 13100593 t fired, .
Time elapsed: 214 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 55/343 16/32 LamportFastMutEx-PT-8-CTLFireability-04 3099792 m, 48678 m/sec, 14382332 t fired, .
Time elapsed: 219 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 60/343 17/32 LamportFastMutEx-PT-8-CTLFireability-04 3344486 m, 48938 m/sec, 15668074 t fired, .
Time elapsed: 224 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 65/343 18/32 LamportFastMutEx-PT-8-CTLFireability-04 3574346 m, 45972 m/sec, 16950101 t fired, .
Time elapsed: 229 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 70/343 19/32 LamportFastMutEx-PT-8-CTLFireability-04 3801002 m, 45331 m/sec, 18222644 t fired, .
Time elapsed: 234 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 75/343 20/32 LamportFastMutEx-PT-8-CTLFireability-04 4015576 m, 42914 m/sec, 19639310 t fired, .
Time elapsed: 239 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 80/343 21/32 LamportFastMutEx-PT-8-CTLFireability-04 4223255 m, 41535 m/sec, 20996153 t fired, .
Time elapsed: 244 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 85/343 22/32 LamportFastMutEx-PT-8-CTLFireability-04 4409103 m, 37169 m/sec, 22862323 t fired, .
Time elapsed: 249 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 90/343 23/32 LamportFastMutEx-PT-8-CTLFireability-04 4605993 m, 39378 m/sec, 24405577 t fired, .
Time elapsed: 254 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 95/343 24/32 LamportFastMutEx-PT-8-CTLFireability-04 4812256 m, 41252 m/sec, 25868090 t fired, .
Time elapsed: 259 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 100/343 25/32 LamportFastMutEx-PT-8-CTLFireability-04 5034988 m, 44546 m/sec, 27120216 t fired, .
Time elapsed: 264 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 105/343 26/32 LamportFastMutEx-PT-8-CTLFireability-04 5250564 m, 43115 m/sec, 28373810 t fired, .
Time elapsed: 269 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 110/343 27/32 LamportFastMutEx-PT-8-CTLFireability-04 5477646 m, 45416 m/sec, 29623119 t fired, .
Time elapsed: 274 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 115/343 28/32 LamportFastMutEx-PT-8-CTLFireability-04 5680240 m, 40518 m/sec, 30865219 t fired, .
Time elapsed: 279 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 120/343 29/32 LamportFastMutEx-PT-8-CTLFireability-04 5876169 m, 39185 m/sec, 32197883 t fired, .
Time elapsed: 284 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 125/343 30/32 LamportFastMutEx-PT-8-CTLFireability-04 6093320 m, 43430 m/sec, 33477356 t fired, .
Time elapsed: 289 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 130/343 31/32 LamportFastMutEx-PT-8-CTLFireability-04 6293078 m, 39951 m/sec, 34909106 t fired, .
Time elapsed: 294 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 135/343 32/32 LamportFastMutEx-PT-8-CTLFireability-04 6508073 m, 42999 m/sec, 36215292 t fired, .
Time elapsed: 299 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 37 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 304 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 34 (type EXCL) for 33 LamportFastMutEx-PT-8-CTLFireability-03
lola: time limit : 366 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/366 2/32 LamportFastMutEx-PT-8-CTLFireability-03 245705 m, 49141 m/sec, 2677411 t fired, .
Time elapsed: 309 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/366 3/32 LamportFastMutEx-PT-8-CTLFireability-03 483975 m, 47654 m/sec, 5200934 t fired, .
Time elapsed: 314 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/366 4/32 LamportFastMutEx-PT-8-CTLFireability-03 717878 m, 46780 m/sec, 7702108 t fired, .
Time elapsed: 319 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/366 5/32 LamportFastMutEx-PT-8-CTLFireability-03 946341 m, 45692 m/sec, 10176059 t fired, .
Time elapsed: 324 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/366 6/32 LamportFastMutEx-PT-8-CTLFireability-03 1171985 m, 45128 m/sec, 12606707 t fired, .
Time elapsed: 329 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/366 7/32 LamportFastMutEx-PT-8-CTLFireability-03 1395700 m, 44743 m/sec, 15038819 t fired, .
Time elapsed: 334 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/366 8/32 LamportFastMutEx-PT-8-CTLFireability-03 1615272 m, 43914 m/sec, 17422811 t fired, .
Time elapsed: 339 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 41/366 9/32 LamportFastMutEx-PT-8-CTLFireability-03 1839547 m, 44855 m/sec, 20122356 t fired, .
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 46/366 10/32 LamportFastMutEx-PT-8-CTLFireability-03 2061162 m, 44323 m/sec, 22958869 t fired, .
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 51/366 11/32 LamportFastMutEx-PT-8-CTLFireability-03 2281447 m, 44057 m/sec, 25643359 t fired, .
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-00: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-8-CTLFireability-01: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 56/366 13/32 LamportFastMutEx-PT-8-CTLFireability-03 2498764 m, 43463 m/sec, 28022189 t fired, .
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 34 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-03
lola: result : false
lola: markings : 2528575
lola: fired transitions : 28352968
lola: time used : 57.000000
lola: memory pages used : 13
lola: LAUNCH task # 26 (type EXCL) for 19 LamportFastMutEx-PT-8-CTLFireability-01
lola: time limit : 404 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-01
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 3 (type EXCL) for 0 LamportFastMutEx-PT-8-CTLFireability-00
lola: time limit : 539 sec
lola: memory limit: 32 pages
lola: FINISHED task # 3 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-00
lola: result : true
lola: markings : 20
lola: fired transitions : 54
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 72 (type EXCL) for 71 LamportFastMutEx-PT-8-CTLFireability-09
lola: time limit : 647 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 AGEF EXCL 4/647 2/32 LamportFastMutEx-PT-8-CTLFireability-09 383529 m, 76705 m/sec, 499306 t fired, .
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 AGEF EXCL 9/647 5/32 LamportFastMutEx-PT-8-CTLFireability-09 962219 m, 115738 m/sec, 1260630 t fired, .
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 AGEF EXCL 14/647 8/32 LamportFastMutEx-PT-8-CTLFireability-09 1538454 m, 115247 m/sec, 2030061 t fired, .
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 AGEF EXCL 19/647 11/32 LamportFastMutEx-PT-8-CTLFireability-09 2113330 m, 114975 m/sec, 2806073 t fired, .
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 AGEF EXCL 24/647 14/32 LamportFastMutEx-PT-8-CTLFireability-09 2684868 m, 114307 m/sec, 3585896 t fired, .
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 AGEF EXCL 29/647 17/32 LamportFastMutEx-PT-8-CTLFireability-09 3254026 m, 113831 m/sec, 4361769 t fired, .
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 AGEF EXCL 34/647 20/32 LamportFastMutEx-PT-8-CTLFireability-09 3819281 m, 113051 m/sec, 5129500 t fired, .
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 AGEF EXCL 39/647 23/32 LamportFastMutEx-PT-8-CTLFireability-09 4383924 m, 112928 m/sec, 5910908 t fired, .
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 AGEF EXCL 44/647 26/32 LamportFastMutEx-PT-8-CTLFireability-09 4950762 m, 113367 m/sec, 6657256 t fired, .
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 AGEF EXCL 49/647 28/32 LamportFastMutEx-PT-8-CTLFireability-09 5512800 m, 112407 m/sec, 7413216 t fired, .
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 AGEF EXCL 54/647 31/32 LamportFastMutEx-PT-8-CTLFireability-09 6076931 m, 112826 m/sec, 8160495 t fired, .
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 72 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 81 (type EXCL) for 80 LamportFastMutEx-PT-8-CTLFireability-12
lola: time limit : 795 sec
lola: memory limit: 32 pages
lola: FINISHED task # 81 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-12
lola: result : false
lola: markings : 13
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 69 (type EXCL) for 68 LamportFastMutEx-PT-8-CTLFireability-08
lola: time limit : 1060 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 5/1060 2/32 LamportFastMutEx-PT-8-CTLFireability-08 379823 m, 75964 m/sec, 2973480 t fired, .
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 10/1060 5/32 LamportFastMutEx-PT-8-CTLFireability-08 839289 m, 91893 m/sec, 5911839 t fired, .
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 15/1060 7/32 LamportFastMutEx-PT-8-CTLFireability-08 1275987 m, 87339 m/sec, 8759141 t fired, .
Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 20/1060 9/32 LamportFastMutEx-PT-8-CTLFireability-08 1695882 m, 83979 m/sec, 11622050 t fired, .
Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 25/1060 11/32 LamportFastMutEx-PT-8-CTLFireability-08 2096367 m, 80097 m/sec, 14810709 t fired, .
Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 30/1060 13/32 LamportFastMutEx-PT-8-CTLFireability-08 2488810 m, 78488 m/sec, 17567680 t fired, .
Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 35/1060 15/32 LamportFastMutEx-PT-8-CTLFireability-08 2871422 m, 76522 m/sec, 20213308 t fired, .
Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 40/1060 17/32 LamportFastMutEx-PT-8-CTLFireability-08 3239992 m, 73714 m/sec, 22853578 t fired, .
Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 45/1060 19/32 LamportFastMutEx-PT-8-CTLFireability-08 3589194 m, 69840 m/sec, 25810101 t fired, .
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 50/1060 20/32 LamportFastMutEx-PT-8-CTLFireability-08 3930629 m, 68287 m/sec, 28827392 t fired, .
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 55/1060 22/32 LamportFastMutEx-PT-8-CTLFireability-08 4284149 m, 70704 m/sec, 31319323 t fired, .
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 60/1060 24/32 LamportFastMutEx-PT-8-CTLFireability-08 4629549 m, 69080 m/sec, 34211773 t fired, .
Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 65/1060 25/32 LamportFastMutEx-PT-8-CTLFireability-08 4982119 m, 70514 m/sec, 36867526 t fired, .
Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 70/1060 27/32 LamportFastMutEx-PT-8-CTLFireability-08 5331979 m, 69972 m/sec, 39439301 t fired, .
Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 75/1060 29/32 LamportFastMutEx-PT-8-CTLFireability-08 5675311 m, 68666 m/sec, 41945385 t fired, .
Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 80/1060 30/32 LamportFastMutEx-PT-8-CTLFireability-08 6008133 m, 66564 m/sec, 44388634 t fired, .
Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 85/1060 32/32 LamportFastMutEx-PT-8-CTLFireability-08 6335662 m, 65505 m/sec, 46820977 t fired, .
Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 69 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 87 (type EXCL) for 86 LamportFastMutEx-PT-8-CTLFireability-15
lola: time limit : 1545 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
87 CTL EXCL 5/1545 3/32 LamportFastMutEx-PT-8-CTLFireability-15 558317 m, 111663 m/sec, 2855048 t fired, .
Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
87 CTL EXCL 10/1545 6/32 LamportFastMutEx-PT-8-CTLFireability-15 1046707 m, 97678 m/sec, 5520052 t fired, .
Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
87 CTL EXCL 15/1545 8/32 LamportFastMutEx-PT-8-CTLFireability-15 1519162 m, 94491 m/sec, 8165000 t fired, .
Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
87 CTL EXCL 20/1545 10/32 LamportFastMutEx-PT-8-CTLFireability-15 1964952 m, 89158 m/sec, 11130571 t fired, .
Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
87 CTL EXCL 25/1545 13/32 LamportFastMutEx-PT-8-CTLFireability-15 2391320 m, 85273 m/sec, 13832887 t fired, .
Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
87 CTL EXCL 30/1545 15/32 LamportFastMutEx-PT-8-CTLFireability-15 2808611 m, 83458 m/sec, 16288415 t fired, .
Time elapsed: 540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
87 CTL EXCL 35/1545 17/32 LamportFastMutEx-PT-8-CTLFireability-15 3220045 m, 82286 m/sec, 18797440 t fired, .
Time elapsed: 545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
87 CTL EXCL 40/1545 18/32 LamportFastMutEx-PT-8-CTLFireability-15 3604796 m, 76950 m/sec, 21663884 t fired, .
Time elapsed: 550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
87 CTL EXCL 45/1545 20/32 LamportFastMutEx-PT-8-CTLFireability-15 3983105 m, 75661 m/sec, 24525082 t fired, .
Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
87 CTL EXCL 50/1545 22/32 LamportFastMutEx-PT-8-CTLFireability-15 4372207 m, 77820 m/sec, 27070238 t fired, .
Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
87 CTL EXCL 55/1545 24/32 LamportFastMutEx-PT-8-CTLFireability-15 4757314 m, 77021 m/sec, 29731079 t fired, .
Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
87 CTL EXCL 60/1545 26/32 LamportFastMutEx-PT-8-CTLFireability-15 5142336 m, 77004 m/sec, 32215108 t fired, .
Time elapsed: 570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
87 CTL EXCL 65/1545 28/32 LamportFastMutEx-PT-8-CTLFireability-15 5515528 m, 74638 m/sec, 34593142 t fired, .
Time elapsed: 575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
87 CTL EXCL 70/1545 30/32 LamportFastMutEx-PT-8-CTLFireability-15 5880719 m, 73038 m/sec, 36878675 t fired, .
Time elapsed: 580 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
87 CTL EXCL 75/1545 31/32 LamportFastMutEx-PT-8-CTLFireability-15 6239907 m, 71837 m/sec, 39163783 t fired, .
Time elapsed: 585 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 87 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-8-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-8-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-8-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 590 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 43 (type EXCL) for 42 LamportFastMutEx-PT-8-CTLFireability-06
lola: time limit : 3010 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-06
lola: result : false
lola: markings : 45
lola: fired transitions : 47
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 15
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-8-CTLFireability-00: CONJ true CONJ
LamportFastMutEx-PT-8-CTLFireability-01: DISJ false DISJ
LamportFastMutEx-PT-8-CTLFireability-02: CTL unknown AGGR
LamportFastMutEx-PT-8-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-04: CTL unknown AGGR
LamportFastMutEx-PT-8-CTLFireability-05: EF true findpath
LamportFastMutEx-PT-8-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-07: CONJ false CONJ
LamportFastMutEx-PT-8-CTLFireability-08: CTL unknown AGGR
LamportFastMutEx-PT-8-CTLFireability-09: AGEF unknown AGGR
LamportFastMutEx-PT-8-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-8-CTLFireability-11: CTL unknown AGGR
LamportFastMutEx-PT-8-CTLFireability-12: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-13: CTL false CTL model checker
LamportFastMutEx-PT-8-CTLFireability-15: CTL unknown AGGR
Time elapsed: 590 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-PT-8"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is LamportFastMutEx-PT-8, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416100442"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-PT-8.tgz
mv LamportFastMutEx-PT-8 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;