Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416000426.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is LamportFastMutEx-PT-6, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416000426
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 16K Feb 25 13:41 CTLCardinality.txt
-rw-r--r-- 1 mcc users 97K Feb 25 13:41 CTLCardinality.xml
-rw-r--r-- 1 mcc users 31K Feb 25 13:40 CTLFireability.txt
-rw-r--r-- 1 mcc users 175K Feb 25 13:40 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 12K Feb 25 16:20 LTLCardinality.txt
-rw-r--r-- 1 mcc users 51K Feb 25 16:20 LTLCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 25 16:20 LTLFireability.txt
-rw-r--r-- 1 mcc users 56K Feb 25 16:20 LTLFireability.xml
-rw-r--r-- 1 mcc users 30K Feb 25 13:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 200K Feb 25 13:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 68K Feb 25 13:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 349K Feb 25 13:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 16:20 UpperBounds.txt
-rw-r--r-- 1 mcc users 7.0K Feb 25 16:20 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 208K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-00
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-01
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-02
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-03
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-04
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-05
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-06
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-07
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-08
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-09
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-10
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-11
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-12
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-13
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-14
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679453588893

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LamportFastMutEx-PT-6
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 02:53:10] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 02:53:10] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 02:53:10] [INFO ] Load time of PNML (sax parser for PT used): 62 ms
[2023-03-22 02:53:10] [INFO ] Transformed 217 places.
[2023-03-22 02:53:10] [INFO ] Transformed 420 transitions.
[2023-03-22 02:53:10] [INFO ] Found NUPN structural information;
[2023-03-22 02:53:10] [INFO ] Completing missing partition info from NUPN : creating a component with [P_start_1_0, P_start_1_1, P_start_1_2, P_start_1_3, P_start_1_4, P_start_1_5, P_start_1_6, P_b_0_false, P_b_0_true, P_b_1_false, P_b_1_true, P_b_2_false, P_b_2_true, P_b_3_false, P_b_3_true, P_b_4_false, P_b_4_true, P_b_5_false, P_b_5_true, P_b_6_false, P_b_6_true, P_setx_3_0, P_setx_3_1, P_setx_3_2, P_setx_3_3, P_setx_3_4, P_setx_3_5, P_setx_3_6, P_setbi_5_0, P_setbi_5_1, P_setbi_5_2, P_setbi_5_3, P_setbi_5_4, P_setbi_5_5, P_setbi_5_6, P_ify0_4_0, P_ify0_4_1, P_ify0_4_2, P_ify0_4_3, P_ify0_4_4, P_ify0_4_5, P_ify0_4_6, P_sety_9_0, P_sety_9_1, P_sety_9_2, P_sety_9_3, P_sety_9_4, P_sety_9_5, P_sety_9_6, P_ifxi_10_0, P_ifxi_10_1, P_ifxi_10_2, P_ifxi_10_3, P_ifxi_10_4, P_ifxi_10_5, P_ifxi_10_6, P_setbi_11_0, P_setbi_11_1, P_setbi_11_2, P_setbi_11_3, P_setbi_11_4, P_setbi_11_5, P_setbi_11_6, P_fordo_12_0, P_fordo_12_1, P_fordo_12_2, P_fordo_12_3, P_fordo_12_4, P_fordo_12_5, P_fordo_12_6, P_wait_0_0, P_wait_0_1, P_wait_0_2, P_wait_0_3, P_wait_0_4, P_wait_0_5, P_wait_0_6, P_wait_1_0, P_wait_1_1, P_wait_1_2, P_wait_1_3, P_wait_1_4, P_wait_1_5, P_wait_1_6, P_wait_2_0, P_wait_2_1, P_wait_2_2, P_wait_2_3, P_wait_2_4, P_wait_2_5, P_wait_2_6, P_wait_3_0, P_wait_3_1, P_wait_3_2, P_wait_3_3, P_wait_3_4, P_wait_3_5, P_wait_3_6, P_wait_4_0, P_wait_4_1, P_wait_4_2, P_wait_4_3, P_wait_4_4, P_wait_4_5, P_wait_4_6, P_wait_5_0, P_wait_5_1, P_wait_5_2, P_wait_5_3, P_wait_5_4, P_wait_5_5, P_wait_5_6, P_wait_6_0, P_wait_6_1, P_wait_6_2, P_wait_6_3, P_wait_6_4, P_wait_6_5, P_wait_6_6, P_await_13_0, P_await_13_1, P_await_13_2, P_await_13_3, P_await_13_4, P_await_13_5, P_await_13_6, P_done_0_0, P_done_0_1, P_done_0_2, P_done_0_3, P_done_0_4, P_done_0_5, P_done_0_6, P_done_1_0, P_done_1_1, P_done_1_2, P_done_1_3, P_done_1_4, P_done_1_5, P_done_1_6, P_done_2_0, P_done_2_1, P_done_2_2, P_done_2_3, P_done_2_4, P_done_2_5, P_done_2_6, P_done_3_0, P_done_3_1, P_done_3_2, P_done_3_3, P_done_3_4, P_done_3_5, P_done_3_6, P_done_4_0, P_done_4_1, P_done_4_2, P_done_4_3, P_done_4_4, P_done_4_5, P_done_4_6, P_done_5_0, P_done_5_1, P_done_5_2, P_done_5_3, P_done_5_4, P_done_5_5, P_done_5_6, P_done_6_0, P_done_6_1, P_done_6_2, P_done_6_3, P_done_6_4, P_done_6_5, P_done_6_6, P_ifyi_15_0, P_ifyi_15_1, P_ifyi_15_2, P_ifyi_15_3, P_ifyi_15_4, P_ifyi_15_5, P_ifyi_15_6, P_awaity_0, P_awaity_1, P_awaity_2, P_awaity_3, P_awaity_4, P_awaity_5, P_awaity_6, P_CS_21_0, P_CS_21_1, P_CS_21_2, P_CS_21_3, P_CS_21_4, P_CS_21_5, P_CS_21_6, P_setbi_24_0, P_setbi_24_1, P_setbi_24_2, P_setbi_24_3, P_setbi_24_4, P_setbi_24_5, P_setbi_24_6]
[2023-03-22 02:53:10] [INFO ] Parsed PT model containing 217 places and 420 transitions and 1834 arcs in 130 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 17 ms.
Deduced a syphon composed of 41 places in 2 ms
Reduce places removed 41 places and 66 transitions.
Support contains 176 out of 176 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 13 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
[2023-03-22 02:53:10] [INFO ] Flow matrix only has 264 transitions (discarded 90 similar events)
// Phase 1: matrix 264 rows 176 cols
[2023-03-22 02:53:10] [INFO ] Computed 50 place invariants in 18 ms
[2023-03-22 02:53:10] [INFO ] Implicit Places using invariants in 214 ms returned []
[2023-03-22 02:53:10] [INFO ] Flow matrix only has 264 transitions (discarded 90 similar events)
[2023-03-22 02:53:10] [INFO ] Invariant cache hit.
[2023-03-22 02:53:10] [INFO ] State equation strengthened by 72 read => feed constraints.
[2023-03-22 02:53:11] [INFO ] Implicit Places using invariants and state equation in 230 ms returned []
Implicit Place search using SMT with State Equation took 469 ms to find 0 implicit places.
[2023-03-22 02:53:11] [INFO ] Flow matrix only has 264 transitions (discarded 90 similar events)
[2023-03-22 02:53:11] [INFO ] Invariant cache hit.
[2023-03-22 02:53:11] [INFO ] Dead Transitions using invariants and state equation in 172 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 655 ms. Remains : 176/176 places, 354/354 transitions.
Support contains 176 out of 176 places after structural reductions.
[2023-03-22 02:53:11] [INFO ] Flatten gal took : 61 ms
[2023-03-22 02:53:11] [INFO ] Flatten gal took : 48 ms
[2023-03-22 02:53:11] [INFO ] Input system was already deterministic with 354 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 446 ms. (steps per millisecond=22 ) properties (out of 75) seen :62
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 82 ms. (steps per millisecond=121 ) properties (out of 13) seen :1
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 12) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 11) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 10) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 9) seen :0
Running SMT prover for 9 properties.
[2023-03-22 02:53:12] [INFO ] Flow matrix only has 264 transitions (discarded 90 similar events)
[2023-03-22 02:53:12] [INFO ] Invariant cache hit.
[2023-03-22 02:53:12] [INFO ] [Real]Absence check using 50 positive place invariants in 9 ms returned sat
[2023-03-22 02:53:12] [INFO ] After 239ms SMT Verify possible using all constraints in real domain returned unsat :4 sat :0 real:5
[2023-03-22 02:53:13] [INFO ] [Nat]Absence check using 50 positive place invariants in 18 ms returned sat
[2023-03-22 02:53:13] [INFO ] After 172ms SMT Verify possible using state equation in natural domain returned unsat :4 sat :5
[2023-03-22 02:53:13] [INFO ] State equation strengthened by 72 read => feed constraints.
[2023-03-22 02:53:13] [INFO ] After 129ms SMT Verify possible using 72 Read/Feed constraints in natural domain returned unsat :4 sat :5
[2023-03-22 02:53:13] [INFO ] Deduced a trap composed of 8 places in 80 ms of which 3 ms to minimize.
[2023-03-22 02:53:13] [INFO ] Deduced a trap composed of 8 places in 68 ms of which 1 ms to minimize.
[2023-03-22 02:53:13] [INFO ] Deduced a trap composed of 8 places in 62 ms of which 1 ms to minimize.
[2023-03-22 02:53:13] [INFO ] Deduced a trap composed of 9 places in 69 ms of which 1 ms to minimize.
[2023-03-22 02:53:13] [INFO ] Deduced a trap composed of 9 places in 78 ms of which 1 ms to minimize.
[2023-03-22 02:53:13] [INFO ] Deduced a trap composed of 23 places in 87 ms of which 0 ms to minimize.
[2023-03-22 02:53:14] [INFO ] Deduced a trap composed of 19 places in 62 ms of which 1 ms to minimize.
[2023-03-22 02:53:14] [INFO ] Deduced a trap composed of 32 places in 60 ms of which 1 ms to minimize.
[2023-03-22 02:53:14] [INFO ] Deduced a trap composed of 19 places in 63 ms of which 0 ms to minimize.
[2023-03-22 02:53:14] [INFO ] Deduced a trap composed of 17 places in 57 ms of which 0 ms to minimize.
[2023-03-22 02:53:14] [INFO ] Deduced a trap composed of 9 places in 42 ms of which 1 ms to minimize.
[2023-03-22 02:53:14] [INFO ] Deduced a trap composed of 9 places in 46 ms of which 0 ms to minimize.
[2023-03-22 02:53:14] [INFO ] Deduced a trap composed of 21 places in 60 ms of which 1 ms to minimize.
[2023-03-22 02:53:14] [INFO ] Deduced a trap composed of 24 places in 59 ms of which 1 ms to minimize.
[2023-03-22 02:53:14] [INFO ] Deduced a trap composed of 20 places in 53 ms of which 0 ms to minimize.
[2023-03-22 02:53:14] [INFO ] Deduced a trap composed of 9 places in 24 ms of which 0 ms to minimize.
[2023-03-22 02:53:14] [INFO ] Deduced a trap composed of 17 places in 50 ms of which 0 ms to minimize.
[2023-03-22 02:53:14] [INFO ] Deduced a trap composed of 23 places in 64 ms of which 3 ms to minimize.
[2023-03-22 02:53:14] [INFO ] Deduced a trap composed of 21 places in 58 ms of which 1 ms to minimize.
[2023-03-22 02:53:15] [INFO ] Deduced a trap composed of 18 places in 55 ms of which 0 ms to minimize.
[2023-03-22 02:53:15] [INFO ] Deduced a trap composed of 22 places in 54 ms of which 1 ms to minimize.
[2023-03-22 02:53:15] [INFO ] Deduced a trap composed of 24 places in 59 ms of which 1 ms to minimize.
[2023-03-22 02:53:15] [INFO ] Deduced a trap composed of 9 places in 58 ms of which 0 ms to minimize.
[2023-03-22 02:53:15] [INFO ] Deduced a trap composed of 24 places in 52 ms of which 1 ms to minimize.
[2023-03-22 02:53:15] [INFO ] Deduced a trap composed of 15 places in 59 ms of which 1 ms to minimize.
[2023-03-22 02:53:15] [INFO ] Deduced a trap composed of 22 places in 57 ms of which 0 ms to minimize.
[2023-03-22 02:53:15] [INFO ] Deduced a trap composed of 17 places in 54 ms of which 0 ms to minimize.
[2023-03-22 02:53:15] [INFO ] Deduced a trap composed of 9 places in 61 ms of which 0 ms to minimize.
[2023-03-22 02:53:15] [INFO ] Deduced a trap composed of 46 places in 53 ms of which 0 ms to minimize.
[2023-03-22 02:53:15] [INFO ] Deduced a trap composed of 40 places in 61 ms of which 0 ms to minimize.
[2023-03-22 02:53:15] [INFO ] Deduced a trap composed of 31 places in 54 ms of which 1 ms to minimize.
[2023-03-22 02:53:15] [INFO ] Deduced a trap composed of 15 places in 55 ms of which 0 ms to minimize.
[2023-03-22 02:53:16] [INFO ] Deduced a trap composed of 21 places in 53 ms of which 1 ms to minimize.
[2023-03-22 02:53:16] [INFO ] Deduced a trap composed of 16 places in 49 ms of which 1 ms to minimize.
[2023-03-22 02:53:16] [INFO ] Deduced a trap composed of 19 places in 45 ms of which 1 ms to minimize.
[2023-03-22 02:53:16] [INFO ] Deduced a trap composed of 23 places in 52 ms of which 0 ms to minimize.
[2023-03-22 02:53:16] [INFO ] Deduced a trap composed of 8 places in 53 ms of which 0 ms to minimize.
[2023-03-22 02:53:16] [INFO ] Deduced a trap composed of 17 places in 53 ms of which 0 ms to minimize.
[2023-03-22 02:53:16] [INFO ] Deduced a trap composed of 18 places in 50 ms of which 0 ms to minimize.
[2023-03-22 02:53:16] [INFO ] Deduced a trap composed of 9 places in 48 ms of which 1 ms to minimize.
[2023-03-22 02:53:16] [INFO ] Deduced a trap composed of 15 places in 48 ms of which 0 ms to minimize.
[2023-03-22 02:53:16] [INFO ] Deduced a trap composed of 24 places in 53 ms of which 0 ms to minimize.
[2023-03-22 02:53:16] [INFO ] Deduced a trap composed of 24 places in 56 ms of which 0 ms to minimize.
[2023-03-22 02:53:16] [INFO ] Deduced a trap composed of 15 places in 60 ms of which 0 ms to minimize.
[2023-03-22 02:53:16] [INFO ] Deduced a trap composed of 17 places in 50 ms of which 0 ms to minimize.
[2023-03-22 02:53:16] [INFO ] Deduced a trap composed of 21 places in 52 ms of which 1 ms to minimize.
[2023-03-22 02:53:17] [INFO ] Deduced a trap composed of 26 places in 52 ms of which 0 ms to minimize.
[2023-03-22 02:53:17] [INFO ] Deduced a trap composed of 37 places in 56 ms of which 1 ms to minimize.
[2023-03-22 02:53:17] [INFO ] Deduced a trap composed of 15 places in 57 ms of which 0 ms to minimize.
[2023-03-22 02:53:17] [INFO ] Deduced a trap composed of 31 places in 56 ms of which 1 ms to minimize.
[2023-03-22 02:53:17] [INFO ] Deduced a trap composed of 32 places in 53 ms of which 1 ms to minimize.
[2023-03-22 02:53:17] [INFO ] Deduced a trap composed of 15 places in 56 ms of which 1 ms to minimize.
[2023-03-22 02:53:17] [INFO ] Deduced a trap composed of 52 places in 55 ms of which 0 ms to minimize.
[2023-03-22 02:53:17] [INFO ] Deduced a trap composed of 51 places in 56 ms of which 0 ms to minimize.
[2023-03-22 02:53:17] [INFO ] Deduced a trap composed of 16 places in 56 ms of which 0 ms to minimize.
[2023-03-22 02:53:17] [INFO ] Deduced a trap composed of 21 places in 56 ms of which 0 ms to minimize.
[2023-03-22 02:53:17] [INFO ] Deduced a trap composed of 15 places in 57 ms of which 2 ms to minimize.
[2023-03-22 02:53:17] [INFO ] Deduced a trap composed of 21 places in 50 ms of which 0 ms to minimize.
[2023-03-22 02:53:17] [INFO ] Deduced a trap composed of 18 places in 51 ms of which 0 ms to minimize.
[2023-03-22 02:53:17] [INFO ] Deduced a trap composed of 26 places in 47 ms of which 1 ms to minimize.
[2023-03-22 02:53:18] [INFO ] Deduced a trap composed of 15 places in 53 ms of which 0 ms to minimize.
[2023-03-22 02:53:18] [INFO ] Deduced a trap composed of 20 places in 45 ms of which 0 ms to minimize.
[2023-03-22 02:53:18] [INFO ] Deduced a trap composed of 19 places in 53 ms of which 0 ms to minimize.
[2023-03-22 02:53:18] [INFO ] Deduced a trap composed of 10 places in 52 ms of which 0 ms to minimize.
[2023-03-22 02:53:18] [INFO ] Deduced a trap composed of 22 places in 56 ms of which 0 ms to minimize.
[2023-03-22 02:53:18] [INFO ] Deduced a trap composed of 20 places in 48 ms of which 0 ms to minimize.
[2023-03-22 02:53:18] [INFO ] Deduced a trap composed of 20 places in 52 ms of which 0 ms to minimize.
[2023-03-22 02:53:18] [INFO ] Deduced a trap composed of 19 places in 58 ms of which 1 ms to minimize.
[2023-03-22 02:53:18] [INFO ] Deduced a trap composed of 16 places in 55 ms of which 0 ms to minimize.
[2023-03-22 02:53:18] [INFO ] Deduced a trap composed of 32 places in 52 ms of which 1 ms to minimize.
[2023-03-22 02:53:18] [INFO ] Deduced a trap composed of 40 places in 57 ms of which 0 ms to minimize.
[2023-03-22 02:53:18] [INFO ] Deduced a trap composed of 16 places in 53 ms of which 0 ms to minimize.
[2023-03-22 02:53:18] [INFO ] Deduced a trap composed of 23 places in 56 ms of which 0 ms to minimize.
[2023-03-22 02:53:18] [INFO ] Deduced a trap composed of 31 places in 57 ms of which 0 ms to minimize.
[2023-03-22 02:53:19] [INFO ] Deduced a trap composed of 22 places in 56 ms of which 0 ms to minimize.
[2023-03-22 02:53:19] [INFO ] Deduced a trap composed of 15 places in 58 ms of which 1 ms to minimize.
[2023-03-22 02:53:19] [INFO ] Deduced a trap composed of 29 places in 52 ms of which 0 ms to minimize.
[2023-03-22 02:53:19] [INFO ] Deduced a trap composed of 18 places in 52 ms of which 0 ms to minimize.
[2023-03-22 02:53:19] [INFO ] Deduced a trap composed of 17 places in 58 ms of which 0 ms to minimize.
[2023-03-22 02:53:19] [INFO ] Deduced a trap composed of 8 places in 55 ms of which 0 ms to minimize.
[2023-03-22 02:53:19] [INFO ] Deduced a trap composed of 15 places in 55 ms of which 1 ms to minimize.
[2023-03-22 02:53:19] [INFO ] Deduced a trap composed of 16 places in 49 ms of which 0 ms to minimize.
[2023-03-22 02:53:19] [INFO ] Deduced a trap composed of 18 places in 56 ms of which 0 ms to minimize.
[2023-03-22 02:53:19] [INFO ] Deduced a trap composed of 27 places in 54 ms of which 1 ms to minimize.
[2023-03-22 02:53:19] [INFO ] Deduced a trap composed of 25 places in 61 ms of which 0 ms to minimize.
[2023-03-22 02:53:19] [INFO ] Deduced a trap composed of 21 places in 60 ms of which 1 ms to minimize.
[2023-03-22 02:53:19] [INFO ] Deduced a trap composed of 20 places in 60 ms of which 0 ms to minimize.
[2023-03-22 02:53:20] [INFO ] Deduced a trap composed of 26 places in 54 ms of which 0 ms to minimize.
[2023-03-22 02:53:20] [INFO ] Deduced a trap composed of 21 places in 56 ms of which 0 ms to minimize.
[2023-03-22 02:53:20] [INFO ] Deduced a trap composed of 17 places in 54 ms of which 1 ms to minimize.
[2023-03-22 02:53:20] [INFO ] Deduced a trap composed of 33 places in 58 ms of which 1 ms to minimize.
[2023-03-22 02:53:20] [INFO ] Deduced a trap composed of 16 places in 59 ms of which 1 ms to minimize.
[2023-03-22 02:53:20] [INFO ] Deduced a trap composed of 15 places in 56 ms of which 0 ms to minimize.
[2023-03-22 02:53:20] [INFO ] Deduced a trap composed of 29 places in 56 ms of which 0 ms to minimize.
[2023-03-22 02:53:20] [INFO ] Deduced a trap composed of 26 places in 54 ms of which 0 ms to minimize.
[2023-03-22 02:53:20] [INFO ] Deduced a trap composed of 23 places in 52 ms of which 0 ms to minimize.
[2023-03-22 02:53:20] [INFO ] Deduced a trap composed of 18 places in 48 ms of which 0 ms to minimize.
[2023-03-22 02:53:20] [INFO ] Deduced a trap composed of 17 places in 57 ms of which 1 ms to minimize.
[2023-03-22 02:53:20] [INFO ] Deduced a trap composed of 15 places in 54 ms of which 0 ms to minimize.
[2023-03-22 02:53:20] [INFO ] Deduced a trap composed of 17 places in 52 ms of which 0 ms to minimize.
[2023-03-22 02:53:20] [INFO ] Deduced a trap composed of 20 places in 56 ms of which 1 ms to minimize.
[2023-03-22 02:53:21] [INFO ] Deduced a trap composed of 16 places in 52 ms of which 0 ms to minimize.
[2023-03-22 02:53:21] [INFO ] Deduced a trap composed of 22 places in 60 ms of which 1 ms to minimize.
[2023-03-22 02:53:21] [INFO ] Deduced a trap composed of 10 places in 62 ms of which 0 ms to minimize.
[2023-03-22 02:53:21] [INFO ] Deduced a trap composed of 38 places in 64 ms of which 0 ms to minimize.
[2023-03-22 02:53:21] [INFO ] Deduced a trap composed of 30 places in 56 ms of which 0 ms to minimize.
[2023-03-22 02:53:21] [INFO ] Deduced a trap composed of 16 places in 62 ms of which 0 ms to minimize.
[2023-03-22 02:53:21] [INFO ] Deduced a trap composed of 27 places in 57 ms of which 0 ms to minimize.
[2023-03-22 02:53:21] [INFO ] Deduced a trap composed of 21 places in 55 ms of which 0 ms to minimize.
[2023-03-22 02:53:21] [INFO ] Deduced a trap composed of 17 places in 52 ms of which 0 ms to minimize.
[2023-03-22 02:53:21] [INFO ] Deduced a trap composed of 26 places in 58 ms of which 0 ms to minimize.
[2023-03-22 02:53:21] [INFO ] Deduced a trap composed of 16 places in 53 ms of which 1 ms to minimize.
[2023-03-22 02:53:21] [INFO ] Deduced a trap composed of 28 places in 56 ms of which 0 ms to minimize.
[2023-03-22 02:53:21] [INFO ] Deduced a trap composed of 29 places in 54 ms of which 0 ms to minimize.
[2023-03-22 02:53:21] [INFO ] Deduced a trap composed of 22 places in 53 ms of which 0 ms to minimize.
[2023-03-22 02:53:22] [INFO ] Deduced a trap composed of 19 places in 58 ms of which 0 ms to minimize.
[2023-03-22 02:53:22] [INFO ] Deduced a trap composed of 21 places in 55 ms of which 0 ms to minimize.
[2023-03-22 02:53:22] [INFO ] Deduced a trap composed of 27 places in 56 ms of which 1 ms to minimize.
[2023-03-22 02:53:22] [INFO ] Deduced a trap composed of 17 places in 59 ms of which 0 ms to minimize.
[2023-03-22 02:53:22] [INFO ] Deduced a trap composed of 16 places in 51 ms of which 0 ms to minimize.
[2023-03-22 02:53:22] [INFO ] Deduced a trap composed of 20 places in 59 ms of which 1 ms to minimize.
[2023-03-22 02:53:22] [INFO ] Deduced a trap composed of 21 places in 59 ms of which 0 ms to minimize.
[2023-03-22 02:53:22] [INFO ] Deduced a trap composed of 28 places in 54 ms of which 1 ms to minimize.
[2023-03-22 02:53:22] [INFO ] Deduced a trap composed of 32 places in 54 ms of which 0 ms to minimize.
[2023-03-22 02:53:22] [INFO ] Deduced a trap composed of 15 places in 51 ms of which 1 ms to minimize.
[2023-03-22 02:53:22] [INFO ] Deduced a trap composed of 26 places in 50 ms of which 1 ms to minimize.
[2023-03-22 02:53:22] [INFO ] Deduced a trap composed of 17 places in 55 ms of which 0 ms to minimize.
[2023-03-22 02:53:22] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 127 trap constraints in 9355 ms
[2023-03-22 02:53:22] [INFO ] Deduced a trap composed of 8 places in 37 ms of which 1 ms to minimize.
[2023-03-22 02:53:22] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 1 trap constraints in 46 ms
[2023-03-22 02:53:22] [INFO ] After 9651ms SMT Verify possible using trap constraints in natural domain returned unsat :7 sat :2
Attempting to minimize the solution found.
Minimization took 27 ms.
[2023-03-22 02:53:22] [INFO ] After 9966ms SMT Verify possible using all constraints in natural domain returned unsat :7 sat :2
Fused 9 Parikh solutions to 2 different solutions.
Parikh walk visited 0 properties in 9 ms.
Support contains 3 out of 176 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 176/176 places, 354/354 transitions.
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 1 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 0 with 12 rules applied. Total rules applied 12 place count 170 transition count 348
Free-agglomeration rule (complex) applied 6 times.
Iterating global reduction 0 with 6 rules applied. Total rules applied 18 place count 170 transition count 342
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 0 with 6 rules applied. Total rules applied 24 place count 164 transition count 342
Applied a total of 24 rules in 45 ms. Remains 164 /176 variables (removed 12) and now considering 342/354 (removed 12) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 46 ms. Remains : 164/176 places, 342/354 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 2) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=1250 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-22 02:53:23] [INFO ] Flow matrix only has 252 transitions (discarded 90 similar events)
// Phase 1: matrix 252 rows 164 cols
[2023-03-22 02:53:23] [INFO ] Computed 50 place invariants in 9 ms
[2023-03-22 02:53:23] [INFO ] [Real]Absence check using 50 positive place invariants in 7 ms returned sat
[2023-03-22 02:53:23] [INFO ] After 103ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-22 02:53:23] [INFO ] [Nat]Absence check using 50 positive place invariants in 7 ms returned sat
[2023-03-22 02:53:23] [INFO ] After 54ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-22 02:53:23] [INFO ] State equation strengthened by 72 read => feed constraints.
[2023-03-22 02:53:23] [INFO ] After 26ms SMT Verify possible using 72 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-22 02:53:23] [INFO ] After 45ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 11 ms.
[2023-03-22 02:53:23] [INFO ] After 158ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 1 ms.
Support contains 2 out of 164 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 164/164 places, 342/342 transitions.
Applied a total of 0 rules in 11 ms. Remains 164 /164 variables (removed 0) and now considering 342/342 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 12 ms. Remains : 164/164 places, 342/342 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=1250 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 1339795 steps, run timeout after 3001 ms. (steps per millisecond=446 ) properties seen :{}
Probabilistic random walk after 1339795 steps, saw 433553 distinct states, run finished after 3003 ms. (steps per millisecond=446 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-22 02:53:26] [INFO ] Flow matrix only has 252 transitions (discarded 90 similar events)
[2023-03-22 02:53:26] [INFO ] Invariant cache hit.
[2023-03-22 02:53:26] [INFO ] [Real]Absence check using 50 positive place invariants in 7 ms returned sat
[2023-03-22 02:53:26] [INFO ] After 113ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-22 02:53:26] [INFO ] [Nat]Absence check using 50 positive place invariants in 8 ms returned sat
[2023-03-22 02:53:26] [INFO ] After 56ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-22 02:53:26] [INFO ] State equation strengthened by 72 read => feed constraints.
[2023-03-22 02:53:26] [INFO ] After 25ms SMT Verify possible using 72 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-22 02:53:26] [INFO ] After 44ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 14 ms.
[2023-03-22 02:53:26] [INFO ] After 166ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 2 ms.
Support contains 2 out of 164 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 164/164 places, 342/342 transitions.
Applied a total of 0 rules in 28 ms. Remains 164 /164 variables (removed 0) and now considering 342/342 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 28 ms. Remains : 164/164 places, 342/342 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 164/164 places, 342/342 transitions.
Applied a total of 0 rules in 18 ms. Remains 164 /164 variables (removed 0) and now considering 342/342 (removed 0) transitions.
[2023-03-22 02:53:26] [INFO ] Flow matrix only has 252 transitions (discarded 90 similar events)
[2023-03-22 02:53:26] [INFO ] Invariant cache hit.
[2023-03-22 02:53:26] [INFO ] Implicit Places using invariants in 144 ms returned [104, 105, 106, 107, 108, 109]
Discarding 6 places :
Implicit Place search using SMT only with invariants took 146 ms to find 6 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 158/164 places, 342/342 transitions.
Applied a total of 0 rules in 9 ms. Remains 158 /158 variables (removed 0) and now considering 342/342 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 173 ms. Remains : 158/164 places, 342/342 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=1428 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 1381441 steps, run timeout after 3001 ms. (steps per millisecond=460 ) properties seen :{}
Probabilistic random walk after 1381441 steps, saw 439656 distinct states, run finished after 3001 ms. (steps per millisecond=460 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-22 02:53:29] [INFO ] Flow matrix only has 252 transitions (discarded 90 similar events)
// Phase 1: matrix 252 rows 158 cols
[2023-03-22 02:53:29] [INFO ] Computed 44 place invariants in 5 ms
[2023-03-22 02:53:29] [INFO ] [Real]Absence check using 44 positive place invariants in 6 ms returned sat
[2023-03-22 02:53:30] [INFO ] After 105ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-22 02:53:30] [INFO ] [Nat]Absence check using 44 positive place invariants in 7 ms returned sat
[2023-03-22 02:53:30] [INFO ] After 53ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-22 02:53:30] [INFO ] State equation strengthened by 36 read => feed constraints.
[2023-03-22 02:53:30] [INFO ] After 20ms SMT Verify possible using 36 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-22 02:53:30] [INFO ] After 36ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 11 ms.
[2023-03-22 02:53:30] [INFO ] After 158ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 1 ms.
Support contains 2 out of 158 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 158/158 places, 342/342 transitions.
Applied a total of 0 rules in 7 ms. Remains 158 /158 variables (removed 0) and now considering 342/342 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 7 ms. Remains : 158/158 places, 342/342 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 158/158 places, 342/342 transitions.
Applied a total of 0 rules in 8 ms. Remains 158 /158 variables (removed 0) and now considering 342/342 (removed 0) transitions.
[2023-03-22 02:53:30] [INFO ] Flow matrix only has 252 transitions (discarded 90 similar events)
[2023-03-22 02:53:30] [INFO ] Invariant cache hit.
[2023-03-22 02:53:30] [INFO ] Implicit Places using invariants in 110 ms returned []
[2023-03-22 02:53:30] [INFO ] Flow matrix only has 252 transitions (discarded 90 similar events)
[2023-03-22 02:53:30] [INFO ] Invariant cache hit.
[2023-03-22 02:53:30] [INFO ] State equation strengthened by 36 read => feed constraints.
[2023-03-22 02:53:30] [INFO ] Implicit Places using invariants and state equation in 216 ms returned []
Implicit Place search using SMT with State Equation took 329 ms to find 0 implicit places.
[2023-03-22 02:53:30] [INFO ] Redundant transitions in 20 ms returned []
[2023-03-22 02:53:30] [INFO ] Flow matrix only has 252 transitions (discarded 90 similar events)
[2023-03-22 02:53:30] [INFO ] Invariant cache hit.
[2023-03-22 02:53:30] [INFO ] Dead Transitions using invariants and state equation in 133 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 496 ms. Remains : 158/158 places, 342/342 transitions.
Graph (trivial) has 160 edges and 158 vertex of which 50 / 158 are part of one of the 6 SCC in 6 ms
Free SCC test removed 44 places
Drop transitions removed 85 transitions
Ensure Unique test removed 70 transitions
Reduce isomorphic transitions removed 155 transitions.
Graph (complete) has 301 edges and 114 vertex of which 107 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.1 ms
Discarding 7 places :
Also discarding 0 output transitions
Drop transitions removed 36 transitions
Reduce isomorphic transitions removed 36 transitions.
Iterating post reduction 0 with 36 rules applied. Total rules applied 38 place count 107 transition count 151
Performed 36 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 1 with 36 Pre rules applied. Total rules applied 38 place count 107 transition count 115
Deduced a syphon composed of 36 places in 0 ms
Ensure Unique test removed 30 places
Reduce places removed 66 places and 0 transitions.
Iterating global reduction 1 with 102 rules applied. Total rules applied 140 place count 41 transition count 115
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 1 with 10 rules applied. Total rules applied 150 place count 36 transition count 110
Graph (trivial) has 16 edges and 36 vertex of which 15 / 36 are part of one of the 6 SCC in 0 ms
Free SCC test removed 9 places
Discarding 10 places :
Also discarding 15 output transitions
Drop transitions removed 15 transitions
Remove reverse transitions (loop back) rule discarded transition t343 and 10 places that fell out of Prefix Of Interest.
Iterating global reduction 1 with 2 rules applied. Total rules applied 152 place count 12 transition count 95
Drop transitions removed 15 transitions
Ensure Unique test removed 26 transitions
Reduce isomorphic transitions removed 41 transitions.
Graph (trivial) has 26 edges and 12 vertex of which 5 / 12 are part of one of the 1 SCC in 0 ms
Free SCC test removed 4 places
Iterating post reduction 1 with 42 rules applied. Total rules applied 194 place count 8 transition count 54
Drop transitions removed 20 transitions
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 39 transitions.
Iterating post reduction 2 with 39 rules applied. Total rules applied 233 place count 8 transition count 15
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 3 with 2 rules applied. Total rules applied 235 place count 8 transition count 13
Applied a total of 235 rules in 27 ms. Remains 8 /158 variables (removed 150) and now considering 13/342 (removed 329) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 13 rows 8 cols
[2023-03-22 02:53:30] [INFO ] Computed 3 place invariants in 1 ms
[2023-03-22 02:53:30] [INFO ] [Real]Absence check using 3 positive place invariants in 0 ms returned sat
[2023-03-22 02:53:30] [INFO ] After 19ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-22 02:53:30] [INFO ] [Nat]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-22 02:53:30] [INFO ] After 5ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-22 02:53:30] [INFO ] After 8ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 2 ms.
[2023-03-22 02:53:30] [INFO ] After 27ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Successfully simplified 7 atomic propositions for a total of 16 simplifications.
[2023-03-22 02:53:30] [INFO ] Flatten gal took : 28 ms
[2023-03-22 02:53:30] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA LamportFastMutEx-PT-6-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-22 02:53:30] [INFO ] Flatten gal took : 30 ms
[2023-03-22 02:53:31] [INFO ] Input system was already deterministic with 354 transitions.
Computed a total of 1 stabilizing places and 6 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 3 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 176/176 places, 354/354 transitions.
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 16 ms
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 16 ms
[2023-03-22 02:53:31] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in LTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 2 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 176/176 places, 354/354 transitions.
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 15 ms
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 15 ms
[2023-03-22 02:53:31] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 7 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 176/176 places, 354/354 transitions.
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 13 ms
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 14 ms
[2023-03-22 02:53:31] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in LTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 2 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 176/176 places, 354/354 transitions.
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 13 ms
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 14 ms
[2023-03-22 02:53:31] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in LTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 1 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 176/176 places, 354/354 transitions.
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 12 ms
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 14 ms
[2023-03-22 02:53:31] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 6 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 176/176 places, 354/354 transitions.
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 20 ms
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 14 ms
[2023-03-22 02:53:31] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in LTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 2 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 176/176 places, 354/354 transitions.
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 11 ms
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 11 ms
[2023-03-22 02:53:31] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in LTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 1 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 176/176 places, 354/354 transitions.
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 11 ms
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 13 ms
[2023-03-22 02:53:31] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 0 with 10 rules applied. Total rules applied 10 place count 171 transition count 349
Applied a total of 10 rules in 10 ms. Remains 171 /176 variables (removed 5) and now considering 349/354 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 171/176 places, 349/354 transitions.
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 10 ms
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 12 ms
[2023-03-22 02:53:31] [INFO ] Input system was already deterministic with 349 transitions.
Starting structural reductions in LTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 2 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 176/176 places, 354/354 transitions.
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 11 ms
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 12 ms
[2023-03-22 02:53:31] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in LTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 1 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 176/176 places, 354/354 transitions.
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 10 ms
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 11 ms
[2023-03-22 02:53:31] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in LTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 1 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 176/176 places, 354/354 transitions.
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 11 ms
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 12 ms
[2023-03-22 02:53:31] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 0 with 10 rules applied. Total rules applied 10 place count 171 transition count 349
Applied a total of 10 rules in 9 ms. Remains 171 /176 variables (removed 5) and now considering 349/354 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 171/176 places, 349/354 transitions.
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 9 ms
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 10 ms
[2023-03-22 02:53:31] [INFO ] Input system was already deterministic with 349 transitions.
Starting structural reductions in LTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 1 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 176/176 places, 354/354 transitions.
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 9 ms
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 10 ms
[2023-03-22 02:53:31] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in LTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 2 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 176/176 places, 354/354 transitions.
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 9 ms
[2023-03-22 02:53:31] [INFO ] Flatten gal took : 10 ms
[2023-03-22 02:53:31] [INFO ] Input system was already deterministic with 354 transitions.
[2023-03-22 02:53:32] [INFO ] Flatten gal took : 18 ms
[2023-03-22 02:53:32] [INFO ] Flatten gal took : 18 ms
[2023-03-22 02:53:32] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 17 ms.
[2023-03-22 02:53:32] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 176 places, 354 transitions and 1536 arcs took 2 ms.
Total runtime 21927 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT LamportFastMutEx-PT-6
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA LamportFastMutEx-PT-6-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-PT-6-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-PT-6-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-PT-6-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-PT-6-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-PT-6-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-PT-6-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-PT-6-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-PT-6-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 10257400 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16104516 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:196
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:196
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 15 (type EXCL) for 12 LamportFastMutEx-PT-6-CTLFireability-04
lola: time limit : 85 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:767
lola: rewrite Frontend/Parser/formula_rewrite.k:779
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:767
lola: rewrite Frontend/Parser/formula_rewrite.k:779
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:793
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:767
lola: rewrite Frontend/Parser/formula_rewrite.k:779
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:793
lola: LAUNCH task # 86 (type FNDP) for 79 LamportFastMutEx-PT-6-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 87 (type EQUN) for 79 LamportFastMutEx-PT-6-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 89 (type SRCH) for 79 LamportFastMutEx-PT-6-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:767
lola: rewrite Frontend/Parser/formula_rewrite.k:779
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 87 (type EQUN) for LamportFastMutEx-PT-6-CTLFireability-14
lola: result : unknown
lola: FINISHED task # 89 (type SRCH) for LamportFastMutEx-PT-6-CTLFireability-14
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 4/143 4/32 LamportFastMutEx-PT-6-CTLFireability-04 868807 m, 173761 m/sec, 4189792 t fired, .
86 EF FNDP 4/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 439912 t fired, 1 attempts, .

Time elapsed: 7 secs. Pages in use: 4
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 9/143 7/32 LamportFastMutEx-PT-6-CTLFireability-04 1598786 m, 145995 m/sec, 8535281 t fired, .
86 EF FNDP 9/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 916004 t fired, 1 attempts, .

Time elapsed: 12 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 14/143 10/32 LamportFastMutEx-PT-6-CTLFireability-04 2315612 m, 143365 m/sec, 12893231 t fired, .
86 EF FNDP 14/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 1396138 t fired, 2 attempts, .

Time elapsed: 17 secs. Pages in use: 10
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 19/143 13/32 LamportFastMutEx-PT-6-CTLFireability-04 3008914 m, 138660 m/sec, 17178535 t fired, .
86 EF FNDP 19/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 1871775 t fired, 2 attempts, .

Time elapsed: 22 secs. Pages in use: 13
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 24/143 16/32 LamportFastMutEx-PT-6-CTLFireability-04 3691569 m, 136531 m/sec, 21384742 t fired, .
86 EF FNDP 24/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 2343945 t fired, 3 attempts, .

Time elapsed: 27 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 29/143 19/32 LamportFastMutEx-PT-6-CTLFireability-04 4359823 m, 133650 m/sec, 25594193 t fired, .
86 EF FNDP 29/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 2817310 t fired, 3 attempts, .

Time elapsed: 32 secs. Pages in use: 19
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 34/143 22/32 LamportFastMutEx-PT-6-CTLFireability-04 5017322 m, 131499 m/sec, 29762847 t fired, .
86 EF FNDP 34/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 3291708 t fired, 4 attempts, .

Time elapsed: 37 secs. Pages in use: 22
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 39/143 25/32 LamportFastMutEx-PT-6-CTLFireability-04 5733074 m, 143150 m/sec, 33874121 t fired, .
86 EF FNDP 39/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 3768295 t fired, 4 attempts, .

Time elapsed: 42 secs. Pages in use: 25
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 44/143 28/32 LamportFastMutEx-PT-6-CTLFireability-04 6419363 m, 137257 m/sec, 37846090 t fired, .
86 EF FNDP 44/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 4247940 t fired, 5 attempts, .

Time elapsed: 47 secs. Pages in use: 28
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 49/143 31/32 LamportFastMutEx-PT-6-CTLFireability-04 7040463 m, 124220 m/sec, 41933768 t fired, .
86 EF FNDP 49/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 4735142 t fired, 5 attempts, .

Time elapsed: 52 secs. Pages in use: 31
# running tasks: 2 of 4 Visible: 15
lola: CANCELED task # 15 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 54/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 5215585 t fired, 6 attempts, .

Time elapsed: 57 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
lola: LAUNCH task # 83 (type EXCL) for 82 LamportFastMutEx-PT-6-CTLFireability-15
lola: time limit : 147 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 5/147 5/32 LamportFastMutEx-PT-6-CTLFireability-15 887829 m, 177565 m/sec, 3323397 t fired, .
86 EF FNDP 59/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 5694062 t fired, 6 attempts, .

Time elapsed: 62 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 10/147 8/32 LamportFastMutEx-PT-6-CTLFireability-15 1689623 m, 160358 m/sec, 6616193 t fired, .
86 EF FNDP 64/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 6172528 t fired, 7 attempts, .

Time elapsed: 67 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 15/147 11/32 LamportFastMutEx-PT-6-CTLFireability-15 2436405 m, 149356 m/sec, 9952436 t fired, .
86 EF FNDP 69/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 6650505 t fired, 7 attempts, .

Time elapsed: 72 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 20/147 15/32 LamportFastMutEx-PT-6-CTLFireability-15 3156772 m, 144073 m/sec, 13332489 t fired, .
86 EF FNDP 74/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 7128041 t fired, 8 attempts, .

Time elapsed: 77 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 25/147 18/32 LamportFastMutEx-PT-6-CTLFireability-15 3898035 m, 148252 m/sec, 16651934 t fired, .
86 EF FNDP 79/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 7615724 t fired, 8 attempts, .

Time elapsed: 82 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 30/147 21/32 LamportFastMutEx-PT-6-CTLFireability-15 4623404 m, 145073 m/sec, 19922510 t fired, .
86 EF FNDP 84/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 8103165 t fired, 9 attempts, .

Time elapsed: 87 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 35/147 24/32 LamportFastMutEx-PT-6-CTLFireability-15 5329139 m, 141147 m/sec, 23273228 t fired, .
86 EF FNDP 89/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 8591791 t fired, 9 attempts, .

Time elapsed: 92 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 40/147 28/32 LamportFastMutEx-PT-6-CTLFireability-15 6047125 m, 143597 m/sec, 26562658 t fired, .
86 EF FNDP 94/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 9078943 t fired, 10 attempts, .

Time elapsed: 97 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 45/147 31/32 LamportFastMutEx-PT-6-CTLFireability-15 6751140 m, 140803 m/sec, 29877036 t fired, .
86 EF FNDP 99/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 9566638 t fired, 10 attempts, .

Time elapsed: 102 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
lola: CANCELED task # 83 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 104/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 10056363 t fired, 11 attempts, .

Time elapsed: 107 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
lola: LAUNCH task # 74 (type EXCL) for 73 LamportFastMutEx-PT-6-CTLFireability-11
lola: time limit : 151 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 6/151 2/32 LamportFastMutEx-PT-6-CTLFireability-11 313111 m, 62622 m/sec, 1065639 t fired, .
86 EF FNDP 110/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 10546261 t fired, 11 attempts, .

Time elapsed: 113 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 11/151 4/32 LamportFastMutEx-PT-6-CTLFireability-11 684867 m, 74351 m/sec, 2493621 t fired, .
86 EF FNDP 115/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 11035200 t fired, 12 attempts, .

Time elapsed: 118 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 16/151 5/32 LamportFastMutEx-PT-6-CTLFireability-11 1056359 m, 74298 m/sec, 4008048 t fired, .
86 EF FNDP 120/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 11525453 t fired, 12 attempts, .

Time elapsed: 123 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 21/151 7/32 LamportFastMutEx-PT-6-CTLFireability-11 1406190 m, 69966 m/sec, 5430388 t fired, .
86 EF FNDP 125/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 12014814 t fired, 13 attempts, .

Time elapsed: 128 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 26/151 8/32 LamportFastMutEx-PT-6-CTLFireability-11 1747860 m, 68334 m/sec, 6865224 t fired, .
86 EF FNDP 130/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 12502495 t fired, 13 attempts, .

Time elapsed: 133 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 31/151 10/32 LamportFastMutEx-PT-6-CTLFireability-11 2100628 m, 70553 m/sec, 8401538 t fired, .
86 EF FNDP 135/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 12990854 t fired, 13 attempts, .

Time elapsed: 138 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 36/151 11/32 LamportFastMutEx-PT-6-CTLFireability-11 2433297 m, 66533 m/sec, 9941273 t fired, .
86 EF FNDP 140/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 13479051 t fired, 14 attempts, .

Time elapsed: 143 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 41/151 13/32 LamportFastMutEx-PT-6-CTLFireability-11 2770815 m, 67503 m/sec, 11580369 t fired, .
86 EF FNDP 145/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 13968923 t fired, 14 attempts, .

Time elapsed: 148 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 46/151 14/32 LamportFastMutEx-PT-6-CTLFireability-11 3111297 m, 68096 m/sec, 13130682 t fired, .
86 EF FNDP 150/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 14459266 t fired, 15 attempts, .

Time elapsed: 153 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 51/151 16/32 LamportFastMutEx-PT-6-CTLFireability-11 3454536 m, 68647 m/sec, 14660511 t fired, .
86 EF FNDP 155/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 14947135 t fired, 15 attempts, .

Time elapsed: 158 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 56/151 17/32 LamportFastMutEx-PT-6-CTLFireability-11 3793324 m, 67757 m/sec, 16201373 t fired, .
86 EF FNDP 160/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 15436385 t fired, 16 attempts, .

Time elapsed: 163 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 61/151 19/32 LamportFastMutEx-PT-6-CTLFireability-11 4124592 m, 66253 m/sec, 17642348 t fired, .
86 EF FNDP 165/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 15924793 t fired, 16 attempts, .

Time elapsed: 168 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 66/151 20/32 LamportFastMutEx-PT-6-CTLFireability-11 4461682 m, 67418 m/sec, 19149462 t fired, .
86 EF FNDP 170/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 16413593 t fired, 17 attempts, .

Time elapsed: 173 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 71/151 22/32 LamportFastMutEx-PT-6-CTLFireability-11 4792426 m, 66148 m/sec, 20732696 t fired, .
86 EF FNDP 175/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 16901956 t fired, 17 attempts, .

Time elapsed: 178 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 76/151 23/32 LamportFastMutEx-PT-6-CTLFireability-11 5123474 m, 66209 m/sec, 22292305 t fired, .
86 EF FNDP 180/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 17389819 t fired, 18 attempts, .

Time elapsed: 183 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 81/151 25/32 LamportFastMutEx-PT-6-CTLFireability-11 5456457 m, 66596 m/sec, 23856021 t fired, .
86 EF FNDP 185/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 17877819 t fired, 18 attempts, .

Time elapsed: 188 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 86/151 26/32 LamportFastMutEx-PT-6-CTLFireability-11 5783362 m, 65381 m/sec, 25346755 t fired, .
86 EF FNDP 190/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 18366668 t fired, 19 attempts, .

Time elapsed: 193 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 91/151 28/32 LamportFastMutEx-PT-6-CTLFireability-11 6112348 m, 65797 m/sec, 26866869 t fired, .
86 EF FNDP 195/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 18856148 t fired, 19 attempts, .

Time elapsed: 198 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 96/151 29/32 LamportFastMutEx-PT-6-CTLFireability-11 6441875 m, 65905 m/sec, 28406347 t fired, .
86 EF FNDP 200/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 19345321 t fired, 20 attempts, .

Time elapsed: 203 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 101/151 31/32 LamportFastMutEx-PT-6-CTLFireability-11 6778980 m, 67421 m/sec, 30015981 t fired, .
86 EF FNDP 205/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 19835070 t fired, 20 attempts, .

Time elapsed: 208 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 106/151 32/32 LamportFastMutEx-PT-6-CTLFireability-11 7105976 m, 65399 m/sec, 31492983 t fired, .
86 EF FNDP 210/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 20324059 t fired, 21 attempts, .

Time elapsed: 213 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
lola: CANCELED task # 74 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 215/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 20814616 t fired, 21 attempts, .

Time elapsed: 218 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
lola: LAUNCH task # 71 (type EXCL) for 70 LamportFastMutEx-PT-6-CTLFireability-10
lola: time limit : 153 sec
lola: memory limit: 32 pages
lola: FINISHED task # 71 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-10
lola: result : true
lola: markings : 311865
lola: fired transitions : 1058822
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 68 (type EXCL) for 67 LamportFastMutEx-PT-6-CTLFireability-09
lola: time limit : 161 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 4/161 3/32 LamportFastMutEx-PT-6-CTLFireability-09 630601 m, 126120 m/sec, 2265002 t fired, .
86 EF FNDP 220/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 21304998 t fired, 22 attempts, .

Time elapsed: 223 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 9/161 7/32 LamportFastMutEx-PT-6-CTLFireability-09 1438134 m, 161506 m/sec, 5558421 t fired, .
86 EF FNDP 225/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 21794510 t fired, 22 attempts, .

Time elapsed: 228 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 14/161 10/32 LamportFastMutEx-PT-6-CTLFireability-09 2193962 m, 151165 m/sec, 8801134 t fired, .
86 EF FNDP 230/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 22284551 t fired, 23 attempts, .

Time elapsed: 233 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 19/161 14/32 LamportFastMutEx-PT-6-CTLFireability-09 2905581 m, 142323 m/sec, 12160737 t fired, .
86 EF FNDP 235/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 22774173 t fired, 23 attempts, .

Time elapsed: 238 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 24/161 17/32 LamportFastMutEx-PT-6-CTLFireability-09 3623136 m, 143511 m/sec, 15436283 t fired, .
86 EF FNDP 240/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 23262898 t fired, 24 attempts, .

Time elapsed: 243 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 29/161 20/32 LamportFastMutEx-PT-6-CTLFireability-09 4339231 m, 143219 m/sec, 18576314 t fired, .
86 EF FNDP 245/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 23752137 t fired, 24 attempts, .

Time elapsed: 248 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 34/161 23/32 LamportFastMutEx-PT-6-CTLFireability-09 5026015 m, 137356 m/sec, 21816502 t fired, .
86 EF FNDP 250/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 24240905 t fired, 25 attempts, .

Time elapsed: 253 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 39/161 26/32 LamportFastMutEx-PT-6-CTLFireability-09 5715594 m, 137915 m/sec, 25038411 t fired, .
86 EF FNDP 255/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 24730258 t fired, 25 attempts, .

Time elapsed: 258 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 44/161 29/32 LamportFastMutEx-PT-6-CTLFireability-09 6409299 m, 138741 m/sec, 28247008 t fired, .
86 EF FNDP 260/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 25219845 t fired, 26 attempts, .

Time elapsed: 263 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 49/161 32/32 LamportFastMutEx-PT-6-CTLFireability-09 7094583 m, 137056 m/sec, 31440528 t fired, .
86 EF FNDP 265/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 25708699 t fired, 26 attempts, .

Time elapsed: 268 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
lola: CANCELED task # 68 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 8 0 0 8 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 270/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 26198846 t fired, 27 attempts, .

Time elapsed: 273 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
lola: LAUNCH task # 62 (type EXCL) for 33 LamportFastMutEx-PT-6-CTLFireability-07
lola: time limit : 166 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-07
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 60 (type EXCL) for 33 LamportFastMutEx-PT-6-CTLFireability-07
lola: time limit : 175 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-07
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 33 LamportFastMutEx-PT-6-CTLFireability-07
lola: time limit : 184 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-07
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 33 LamportFastMutEx-PT-6-CTLFireability-07
lola: time limit : 195 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-07
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 33 LamportFastMutEx-PT-6-CTLFireability-07
lola: time limit : 207 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-07
lola: result : true
lola: markings : 11
lola: fired transitions : 32
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 12 LamportFastMutEx-PT-6-CTLFireability-04
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-04
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 LamportFastMutEx-PT-6-CTLFireability-03
lola: time limit : 277 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-03
lola: result : false
lola: markings : 1719
lola: fired transitions : 3151
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 LamportFastMutEx-PT-6-CTLFireability-01
lola: time limit : 302 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-01
lola: result : true
lola: markings : 13
lola: fired transitions : 13
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 LamportFastMutEx-PT-6-CTLFireability-00
lola: time limit : 332 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-00
lola: result : true
lola: markings : 2139
lola: fired transitions : 4250
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 88 (type EXCL) for 79 LamportFastMutEx-PT-6-CTLFireability-14
lola: time limit : 369 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 275/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 26684199 t fired, 27 attempts, .
88 EF EXCL 5/369 2/32 LamportFastMutEx-PT-6-CTLFireability-14 396435 m, 79287 m/sec, 739059 t fired, .

Time elapsed: 278 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 280/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 27168215 t fired, 28 attempts, .
88 EF EXCL 10/369 3/32 LamportFastMutEx-PT-6-CTLFireability-14 773855 m, 75484 m/sec, 1548611 t fired, .

Time elapsed: 283 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 285/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 27653058 t fired, 28 attempts, .
88 EF EXCL 15/369 5/32 LamportFastMutEx-PT-6-CTLFireability-14 1143315 m, 73892 m/sec, 2387191 t fired, .

Time elapsed: 288 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 290/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 28139248 t fired, 29 attempts, .
88 EF EXCL 20/369 6/32 LamportFastMutEx-PT-6-CTLFireability-14 1507523 m, 72841 m/sec, 3224546 t fired, .

Time elapsed: 293 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 295/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 28625463 t fired, 29 attempts, .
88 EF EXCL 25/369 8/32 LamportFastMutEx-PT-6-CTLFireability-14 1871536 m, 72802 m/sec, 4058568 t fired, .

Time elapsed: 298 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 300/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 29111569 t fired, 30 attempts, .
88 EF EXCL 30/369 9/32 LamportFastMutEx-PT-6-CTLFireability-14 2231937 m, 72080 m/sec, 4889452 t fired, .

Time elapsed: 303 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 305/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 29597467 t fired, 30 attempts, .
88 EF EXCL 35/369 10/32 LamportFastMutEx-PT-6-CTLFireability-14 2584912 m, 70595 m/sec, 5706928 t fired, .

Time elapsed: 308 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 310/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 30082865 t fired, 31 attempts, .
88 EF EXCL 40/369 12/32 LamportFastMutEx-PT-6-CTLFireability-14 2936030 m, 70223 m/sec, 6527638 t fired, .

Time elapsed: 313 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 315/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 30569086 t fired, 31 attempts, .
88 EF EXCL 45/369 13/32 LamportFastMutEx-PT-6-CTLFireability-14 3286861 m, 70166 m/sec, 7359767 t fired, .

Time elapsed: 318 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 320/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 31056247 t fired, 32 attempts, .
88 EF EXCL 50/369 14/32 LamportFastMutEx-PT-6-CTLFireability-14 3641390 m, 70905 m/sec, 8203332 t fired, .

Time elapsed: 323 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 325/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 31541985 t fired, 32 attempts, .
88 EF EXCL 55/369 16/32 LamportFastMutEx-PT-6-CTLFireability-14 3987086 m, 69139 m/sec, 9048414 t fired, .

Time elapsed: 328 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 330/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 32028465 t fired, 33 attempts, .
88 EF EXCL 60/369 17/32 LamportFastMutEx-PT-6-CTLFireability-14 4328765 m, 68335 m/sec, 9892550 t fired, .

Time elapsed: 333 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 335/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 32516410 t fired, 33 attempts, .
88 EF EXCL 65/369 18/32 LamportFastMutEx-PT-6-CTLFireability-14 4667116 m, 67670 m/sec, 10749889 t fired, .

Time elapsed: 338 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 340/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 33002945 t fired, 34 attempts, .
88 EF EXCL 70/369 20/32 LamportFastMutEx-PT-6-CTLFireability-14 5003585 m, 67293 m/sec, 11621535 t fired, .

Time elapsed: 343 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 345/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 33488101 t fired, 34 attempts, .
88 EF EXCL 75/369 21/32 LamportFastMutEx-PT-6-CTLFireability-14 5339893 m, 67261 m/sec, 12496946 t fired, .

Time elapsed: 348 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 350/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 33973750 t fired, 34 attempts, .
88 EF EXCL 80/369 22/32 LamportFastMutEx-PT-6-CTLFireability-14 5678379 m, 67697 m/sec, 13381679 t fired, .

Time elapsed: 353 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 355/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 34460272 t fired, 35 attempts, .
88 EF EXCL 85/369 23/32 LamportFastMutEx-PT-6-CTLFireability-14 6013516 m, 67027 m/sec, 14264962 t fired, .

Time elapsed: 358 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 360/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 34946727 t fired, 35 attempts, .
88 EF EXCL 90/369 25/32 LamportFastMutEx-PT-6-CTLFireability-14 6350419 m, 67380 m/sec, 15139039 t fired, .

Time elapsed: 363 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 365/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 35432685 t fired, 36 attempts, .
88 EF EXCL 95/369 26/32 LamportFastMutEx-PT-6-CTLFireability-14 6690793 m, 68074 m/sec, 16001074 t fired, .

Time elapsed: 368 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 370/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 35918668 t fired, 36 attempts, .
88 EF EXCL 100/369 27/32 LamportFastMutEx-PT-6-CTLFireability-14 7028874 m, 67616 m/sec, 16862499 t fired, .

Time elapsed: 373 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 375/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 36404795 t fired, 37 attempts, .
88 EF EXCL 105/369 29/32 LamportFastMutEx-PT-6-CTLFireability-14 7362477 m, 66720 m/sec, 17725246 t fired, .

Time elapsed: 378 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 380/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 36892055 t fired, 37 attempts, .
88 EF EXCL 110/369 30/32 LamportFastMutEx-PT-6-CTLFireability-14 7699208 m, 67346 m/sec, 18583923 t fired, .

Time elapsed: 383 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 385/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 37378650 t fired, 38 attempts, .
88 EF EXCL 115/369 31/32 LamportFastMutEx-PT-6-CTLFireability-14 8037530 m, 67664 m/sec, 19449988 t fired, .

Time elapsed: 388 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 390/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 37865765 t fired, 38 attempts, .
88 EF EXCL 120/369 32/32 LamportFastMutEx-PT-6-CTLFireability-14 8378950 m, 68284 m/sec, 20310958 t fired, .

Time elapsed: 393 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
lola: CANCELED task # 88 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 395/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 38355467 t fired, 39 attempts, .

Time elapsed: 398 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
lola: LAUNCH task # 65 (type EXCL) for 64 LamportFastMutEx-PT-6-CTLFireability-08
lola: time limit : 400 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 AGEF EXCL 5/400 4/32 LamportFastMutEx-PT-6-CTLFireability-08 834553 m, 166910 m/sec, 1867012 t fired, .
86 EF FNDP 400/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 38844974 t fired, 39 attempts, .

Time elapsed: 403 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 AGEF EXCL 10/400 8/32 LamportFastMutEx-PT-6-CTLFireability-08 1631363 m, 159362 m/sec, 3803751 t fired, .
86 EF FNDP 405/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 39333528 t fired, 40 attempts, .

Time elapsed: 408 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 AGEF EXCL 15/400 11/32 LamportFastMutEx-PT-6-CTLFireability-08 2412810 m, 156289 m/sec, 5712518 t fired, .
86 EF FNDP 410/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 39822090 t fired, 40 attempts, .

Time elapsed: 413 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 AGEF EXCL 20/400 15/32 LamportFastMutEx-PT-6-CTLFireability-08 3184731 m, 154384 m/sec, 7654155 t fired, .
86 EF FNDP 415/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 40310523 t fired, 41 attempts, .

Time elapsed: 418 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 AGEF EXCL 25/400 18/32 LamportFastMutEx-PT-6-CTLFireability-08 3949106 m, 152875 m/sec, 9555902 t fired, .
86 EF FNDP 420/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 40799092 t fired, 41 attempts, .

Time elapsed: 423 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 AGEF EXCL 30/400 21/32 LamportFastMutEx-PT-6-CTLFireability-08 4718405 m, 153859 m/sec, 11404546 t fired, .
86 EF FNDP 425/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 41287374 t fired, 42 attempts, .

Time elapsed: 428 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 AGEF EXCL 35/400 25/32 LamportFastMutEx-PT-6-CTLFireability-08 5489953 m, 154309 m/sec, 13278430 t fired, .
86 EF FNDP 430/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 41775189 t fired, 42 attempts, .

Time elapsed: 433 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 AGEF EXCL 40/400 28/32 LamportFastMutEx-PT-6-CTLFireability-08 6249759 m, 151961 m/sec, 15172360 t fired, .
86 EF FNDP 435/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 42264733 t fired, 43 attempts, .

Time elapsed: 438 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 AGEF EXCL 45/400 32/32 LamportFastMutEx-PT-6-CTLFireability-08 7018170 m, 153682 m/sec, 17071328 t fired, .
86 EF FNDP 440/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 42754686 t fired, 43 attempts, .

Time elapsed: 443 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
lola: CANCELED task # 65 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 13 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 445/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 43245663 t fired, 44 attempts, .

Time elapsed: 448 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
lola: LAUNCH task # 31 (type EXCL) for 30 LamportFastMutEx-PT-6-CTLFireability-06
lola: time limit : 450 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-06
lola: result : false
lola: markings : 5550
lola: fired transitions : 13048
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 19 LamportFastMutEx-PT-6-CTLFireability-05
lola: time limit : 525 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-05
lola: result : true
lola: markings : 13
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 33 LamportFastMutEx-PT-6-CTLFireability-07
lola: time limit : 630 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-07
lola: result : true
lola: markings : 227857
lola: fired transitions : 753382
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 77 (type EXCL) for 76 LamportFastMutEx-PT-6-CTLFireability-13
lola: time limit : 787 sec
lola: memory limit: 32 pages
lola: FINISHED task # 77 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-13
lola: result : true
lola: markings : 13
lola: fired transitions : 91
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 19 LamportFastMutEx-PT-6-CTLFireability-05
lola: time limit : 1050 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-05
lola: result : false
lola: markings : 119681
lola: fired transitions : 340904
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 19 LamportFastMutEx-PT-6-CTLFireability-05
lola: time limit : 1575 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-05
lola: result : false
lola: markings : 25669
lola: fired transitions : 66611
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 LamportFastMutEx-PT-6-CTLFireability-02
lola: time limit : 3151 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-02
lola: result : false
lola: markings : 13
lola: fired transitions : 66
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 450/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 43736438 t fired, 44 attempts, .

Time elapsed: 453 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 455/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 44228060 t fired, 45 attempts, .

Time elapsed: 458 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 460/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 44719462 t fired, 45 attempts, .

Time elapsed: 463 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 465/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 45210917 t fired, 46 attempts, .

Time elapsed: 468 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 470/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 45701274 t fired, 46 attempts, .

Time elapsed: 473 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 475/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 46192231 t fired, 47 attempts, .

Time elapsed: 478 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 480/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 46683664 t fired, 47 attempts, .

Time elapsed: 483 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 485/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 47173568 t fired, 48 attempts, .

Time elapsed: 488 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 490/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 47664072 t fired, 48 attempts, .

Time elapsed: 493 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 495/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 48155738 t fired, 49 attempts, .

Time elapsed: 498 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 500/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 48647317 t fired, 49 attempts, .

Time elapsed: 503 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 505/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 49138151 t fired, 50 attempts, .

Time elapsed: 508 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 510/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 49629402 t fired, 50 attempts, .

Time elapsed: 513 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 515/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 50120576 t fired, 51 attempts, .

Time elapsed: 518 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 520/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 50611853 t fired, 51 attempts, .

Time elapsed: 523 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 525/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 51101841 t fired, 52 attempts, .

Time elapsed: 528 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 530/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 51592942 t fired, 52 attempts, .

Time elapsed: 533 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 535/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 52084812 t fired, 53 attempts, .

Time elapsed: 538 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 540/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 52575717 t fired, 53 attempts, .

Time elapsed: 543 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 545/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 53067424 t fired, 54 attempts, .

Time elapsed: 548 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 550/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 53558216 t fired, 54 attempts, .

Time elapsed: 553 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 555/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 54048028 t fired, 55 attempts, .

Time elapsed: 558 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 560/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 54536159 t fired, 55 attempts, .

Time elapsed: 563 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 565/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 55026044 t fired, 56 attempts, .

Time elapsed: 568 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 570/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 55516466 t fired, 56 attempts, .

Time elapsed: 573 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 575/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 56006704 t fired, 57 attempts, .

Time elapsed: 578 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 580/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 56496690 t fired, 57 attempts, .

Time elapsed: 583 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 585/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 56987014 t fired, 57 attempts, .

Time elapsed: 588 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 590/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 57477066 t fired, 58 attempts, .

Time elapsed: 593 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 595/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 57967933 t fired, 58 attempts, .

Time elapsed: 598 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 600/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 58458864 t fired, 59 attempts, .

Time elapsed: 603 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 605/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 58949966 t fired, 59 attempts, .

Time elapsed: 608 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 610/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 59442086 t fired, 60 attempts, .

Time elapsed: 613 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 615/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 59934387 t fired, 60 attempts, .

Time elapsed: 618 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 620/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 60425195 t fired, 61 attempts, .

Time elapsed: 623 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 625/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 60918087 t fired, 61 attempts, .

Time elapsed: 628 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 630/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 61410414 t fired, 62 attempts, .

Time elapsed: 633 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 635/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 61902741 t fired, 62 attempts, .

Time elapsed: 638 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 640/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 62395038 t fired, 63 attempts, .

Time elapsed: 643 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 645/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 62886962 t fired, 63 attempts, .

Time elapsed: 648 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 650/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 63379686 t fired, 64 attempts, .

Time elapsed: 653 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 655/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 63872554 t fired, 64 attempts, .

Time elapsed: 658 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 660/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 64364942 t fired, 65 attempts, .

Time elapsed: 663 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 665/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 64857598 t fired, 65 attempts, .

Time elapsed: 668 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 670/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 65349945 t fired, 66 attempts, .

Time elapsed: 673 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 675/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 65843063 t fired, 66 attempts, .

Time elapsed: 678 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 680/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 66335815 t fired, 67 attempts, .

Time elapsed: 683 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 685/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 66828538 t fired, 67 attempts, .

Time elapsed: 688 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 690/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 67320618 t fired, 68 attempts, .

Time elapsed: 693 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 695/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 67813516 t fired, 68 attempts, .

Time elapsed: 698 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 700/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 68305299 t fired, 69 attempts, .

Time elapsed: 703 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 705/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 68797486 t fired, 69 attempts, .

Time elapsed: 708 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 710/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 69289876 t fired, 70 attempts, .

Time elapsed: 713 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 715/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 69782045 t fired, 70 attempts, .

Time elapsed: 718 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 720/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 70274042 t fired, 71 attempts, .

Time elapsed: 723 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 725/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 70766837 t fired, 71 attempts, .

Time elapsed: 728 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 730/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 71259463 t fired, 72 attempts, .

Time elapsed: 733 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 735/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 71751371 t fired, 72 attempts, .

Time elapsed: 738 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 740/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 72243340 t fired, 73 attempts, .

Time elapsed: 743 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 745/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 72735947 t fired, 73 attempts, .

Time elapsed: 748 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 750/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 73228178 t fired, 74 attempts, .

Time elapsed: 753 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 755/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 73720337 t fired, 74 attempts, .

Time elapsed: 758 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 760/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 74212939 t fired, 75 attempts, .

Time elapsed: 763 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 765/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 74705621 t fired, 75 attempts, .

Time elapsed: 768 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 770/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 75198103 t fired, 76 attempts, .

Time elapsed: 773 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 775/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 75689875 t fired, 76 attempts, .

Time elapsed: 778 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 780/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 76181792 t fired, 77 attempts, .

Time elapsed: 783 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 785/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 76672749 t fired, 77 attempts, .

Time elapsed: 788 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 790/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 77163767 t fired, 78 attempts, .

Time elapsed: 793 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 795/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 77655478 t fired, 78 attempts, .

Time elapsed: 798 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 800/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 78147386 t fired, 79 attempts, .

Time elapsed: 803 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 805/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 78638914 t fired, 79 attempts, .

Time elapsed: 808 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 810/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 79129815 t fired, 80 attempts, .

Time elapsed: 813 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 815/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 79620391 t fired, 80 attempts, .

Time elapsed: 818 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 820/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 80110716 t fired, 81 attempts, .

Time elapsed: 823 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 825/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 80601362 t fired, 81 attempts, .

Time elapsed: 828 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 830/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 81092955 t fired, 82 attempts, .

Time elapsed: 833 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 835/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 81584319 t fired, 82 attempts, .

Time elapsed: 838 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 840/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 82073719 t fired, 83 attempts, .

Time elapsed: 843 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 845/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 82555710 t fired, 83 attempts, .

Time elapsed: 848 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 850/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 83037624 t fired, 84 attempts, .

Time elapsed: 853 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 855/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 83524738 t fired, 84 attempts, .

Time elapsed: 858 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 860/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 84010147 t fired, 85 attempts, .

Time elapsed: 863 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 865/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 84495230 t fired, 85 attempts, .

Time elapsed: 868 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 870/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 84984366 t fired, 85 attempts, .

Time elapsed: 873 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 875/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 85476834 t fired, 86 attempts, .

Time elapsed: 878 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 880/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 85970283 t fired, 86 attempts, .

Time elapsed: 883 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 885/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 86463041 t fired, 87 attempts, .

Time elapsed: 888 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 890/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 86951114 t fired, 87 attempts, .

Time elapsed: 893 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 895/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 87441184 t fired, 88 attempts, .

Time elapsed: 898 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 900/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 87927894 t fired, 88 attempts, .

Time elapsed: 903 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 905/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 88414958 t fired, 89 attempts, .

Time elapsed: 908 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 910/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 88909527 t fired, 89 attempts, .

Time elapsed: 913 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 915/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 89401343 t fired, 90 attempts, .

Time elapsed: 918 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 920/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 89893457 t fired, 90 attempts, .

Time elapsed: 923 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 925/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 90385524 t fired, 91 attempts, .

Time elapsed: 928 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 930/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 90877492 t fired, 91 attempts, .

Time elapsed: 933 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 935/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 91369378 t fired, 92 attempts, .

Time elapsed: 938 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 940/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 91861346 t fired, 92 attempts, .

Time elapsed: 943 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 945/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 92353808 t fired, 93 attempts, .

Time elapsed: 948 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 950/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 92845954 t fired, 93 attempts, .

Time elapsed: 953 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 955/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 93337890 t fired, 94 attempts, .

Time elapsed: 958 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 960/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 93830749 t fired, 94 attempts, .

Time elapsed: 963 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 965/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 94322903 t fired, 95 attempts, .

Time elapsed: 968 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 970/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 94814194 t fired, 95 attempts, .

Time elapsed: 973 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 975/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 95305888 t fired, 96 attempts, .

Time elapsed: 978 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 980/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 95797655 t fired, 96 attempts, .

Time elapsed: 983 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 985/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 96289678 t fired, 97 attempts, .

Time elapsed: 988 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 990/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 96780999 t fired, 97 attempts, .

Time elapsed: 993 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 995/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 97272802 t fired, 98 attempts, .

Time elapsed: 998 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1000/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 97764465 t fired, 98 attempts, .

Time elapsed: 1003 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1005/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 98256548 t fired, 99 attempts, .

Time elapsed: 1008 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1010/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 98747623 t fired, 99 attempts, .

Time elapsed: 1013 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1015/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 99238401 t fired, 100 attempts, .

Time elapsed: 1018 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1020/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 99729363 t fired, 100 attempts, .

Time elapsed: 1023 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1025/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 100220919 t fired, 101 attempts, .

Time elapsed: 1028 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1030/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 100712985 t fired, 101 attempts, .

Time elapsed: 1033 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1035/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 101203431 t fired, 102 attempts, .

Time elapsed: 1038 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1040/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 101694450 t fired, 102 attempts, .

Time elapsed: 1043 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1045/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 102185676 t fired, 103 attempts, .

Time elapsed: 1048 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1050/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 102677405 t fired, 103 attempts, .

Time elapsed: 1053 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1055/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 103169300 t fired, 104 attempts, .

Time elapsed: 1058 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1060/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 103661312 t fired, 104 attempts, .

Time elapsed: 1063 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1065/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 104153617 t fired, 105 attempts, .

Time elapsed: 1068 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1070/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 104645605 t fired, 105 attempts, .

Time elapsed: 1073 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1075/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 105136318 t fired, 106 attempts, .

Time elapsed: 1078 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1080/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 105628890 t fired, 106 attempts, .

Time elapsed: 1083 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1085/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 106121823 t fired, 107 attempts, .

Time elapsed: 1088 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1090/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 106614372 t fired, 107 attempts, .

Time elapsed: 1093 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1095/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 107106576 t fired, 108 attempts, .

Time elapsed: 1098 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1100/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 107598037 t fired, 108 attempts, .

Time elapsed: 1103 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1105/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 108090669 t fired, 109 attempts, .

Time elapsed: 1108 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1110/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 108582252 t fired, 109 attempts, .

Time elapsed: 1113 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1115/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 109074963 t fired, 110 attempts, .

Time elapsed: 1118 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1120/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 109567152 t fired, 110 attempts, .

Time elapsed: 1123 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1125/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 110057628 t fired, 111 attempts, .

Time elapsed: 1128 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1130/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 110549314 t fired, 111 attempts, .

Time elapsed: 1133 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1135/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 111040787 t fired, 112 attempts, .

Time elapsed: 1138 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1140/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 111532843 t fired, 112 attempts, .

Time elapsed: 1143 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1145/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 112026141 t fired, 113 attempts, .

Time elapsed: 1148 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1150/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 112519071 t fired, 113 attempts, .

Time elapsed: 1153 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1155/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 113012197 t fired, 114 attempts, .

Time elapsed: 1158 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1160/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 113505504 t fired, 114 attempts, .

Time elapsed: 1163 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1165/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 113999360 t fired, 114 attempts, .

Time elapsed: 1168 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1170/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 114492729 t fired, 115 attempts, .

Time elapsed: 1173 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1175/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 114985605 t fired, 115 attempts, .

Time elapsed: 1178 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1180/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 115478208 t fired, 116 attempts, .

Time elapsed: 1183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1185/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 115971063 t fired, 116 attempts, .

Time elapsed: 1188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1190/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 116464468 t fired, 117 attempts, .

Time elapsed: 1193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1195/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 116957964 t fired, 117 attempts, .

Time elapsed: 1198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1200/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 117451132 t fired, 118 attempts, .

Time elapsed: 1203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1205/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 117944318 t fired, 118 attempts, .

Time elapsed: 1208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1210/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 118436528 t fired, 119 attempts, .

Time elapsed: 1213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1215/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 118927179 t fired, 119 attempts, .

Time elapsed: 1218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1220/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 119418533 t fired, 120 attempts, .

Time elapsed: 1223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1225/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 119909847 t fired, 120 attempts, .

Time elapsed: 1228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1230/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 120401047 t fired, 121 attempts, .

Time elapsed: 1233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1235/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 120892606 t fired, 121 attempts, .

Time elapsed: 1238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1240/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 121383450 t fired, 122 attempts, .

Time elapsed: 1243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1245/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 121873909 t fired, 122 attempts, .

Time elapsed: 1248 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1250/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 122365663 t fired, 123 attempts, .

Time elapsed: 1253 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1255/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 122857071 t fired, 123 attempts, .

Time elapsed: 1258 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1260/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 123348766 t fired, 124 attempts, .

Time elapsed: 1263 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1265/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 123840599 t fired, 124 attempts, .

Time elapsed: 1268 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1270/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 124331631 t fired, 125 attempts, .

Time elapsed: 1273 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1275/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 124822850 t fired, 125 attempts, .

Time elapsed: 1278 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1280/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 125313757 t fired, 126 attempts, .

Time elapsed: 1283 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1285/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 125804879 t fired, 126 attempts, .

Time elapsed: 1288 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1290/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 126296223 t fired, 127 attempts, .

Time elapsed: 1293 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1295/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 126788045 t fired, 127 attempts, .

Time elapsed: 1298 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1300/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 127278313 t fired, 128 attempts, .

Time elapsed: 1303 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1305/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 127769225 t fired, 128 attempts, .

Time elapsed: 1308 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1310/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 128259933 t fired, 129 attempts, .

Time elapsed: 1313 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1315/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 128751873 t fired, 129 attempts, .

Time elapsed: 1318 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1320/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 129242838 t fired, 130 attempts, .

Time elapsed: 1323 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1325/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 129734797 t fired, 130 attempts, .

Time elapsed: 1328 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1330/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 130226471 t fired, 131 attempts, .

Time elapsed: 1333 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1335/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 130718013 t fired, 131 attempts, .

Time elapsed: 1338 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1340/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 131210144 t fired, 132 attempts, .

Time elapsed: 1343 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1345/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 131701018 t fired, 132 attempts, .

Time elapsed: 1348 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1350/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 132192704 t fired, 133 attempts, .

Time elapsed: 1353 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1355/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 132684856 t fired, 133 attempts, .

Time elapsed: 1358 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1360/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 133176483 t fired, 134 attempts, .

Time elapsed: 1363 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1365/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 133669040 t fired, 134 attempts, .

Time elapsed: 1368 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1370/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 134161319 t fired, 135 attempts, .

Time elapsed: 1373 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1375/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 134651922 t fired, 135 attempts, .

Time elapsed: 1378 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1380/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 135143249 t fired, 136 attempts, .

Time elapsed: 1383 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1385/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 135634769 t fired, 136 attempts, .

Time elapsed: 1388 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1390/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 136128002 t fired, 137 attempts, .

Time elapsed: 1393 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1395/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 136619852 t fired, 137 attempts, .

Time elapsed: 1398 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1400/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 137108309 t fired, 138 attempts, .

Time elapsed: 1403 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1405/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 137599508 t fired, 138 attempts, .

Time elapsed: 1408 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1410/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 138089998 t fired, 139 attempts, .

Time elapsed: 1413 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1415/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 138579906 t fired, 139 attempts, .

Time elapsed: 1418 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1420/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 139071003 t fired, 140 attempts, .

Time elapsed: 1423 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1425/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 139562080 t fired, 140 attempts, .

Time elapsed: 1428 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1430/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 140051789 t fired, 141 attempts, .

Time elapsed: 1433 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1435/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 140542642 t fired, 141 attempts, .

Time elapsed: 1438 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1440/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 141034351 t fired, 142 attempts, .

Time elapsed: 1443 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1445/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 141525421 t fired, 142 attempts, .

Time elapsed: 1448 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1450/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 142017808 t fired, 143 attempts, .

Time elapsed: 1453 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1455/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 142510475 t fired, 143 attempts, .

Time elapsed: 1458 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1460/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 143002340 t fired, 144 attempts, .

Time elapsed: 1463 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1465/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 143494693 t fired, 144 attempts, .

Time elapsed: 1468 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1470/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 143987203 t fired, 144 attempts, .

Time elapsed: 1473 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1475/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 144478478 t fired, 145 attempts, .

Time elapsed: 1478 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1480/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 144971212 t fired, 145 attempts, .

Time elapsed: 1483 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1485/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 145463227 t fired, 146 attempts, .

Time elapsed: 1488 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1490/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 145955515 t fired, 146 attempts, .

Time elapsed: 1493 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1495/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 146446340 t fired, 147 attempts, .

Time elapsed: 1498 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1500/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 146937800 t fired, 147 attempts, .

Time elapsed: 1503 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1505/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 147428771 t fired, 148 attempts, .

Time elapsed: 1508 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1510/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 147919106 t fired, 148 attempts, .

Time elapsed: 1513 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1515/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 148408969 t fired, 149 attempts, .

Time elapsed: 1518 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1520/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 148899525 t fired, 149 attempts, .

Time elapsed: 1523 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1525/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 149389591 t fired, 150 attempts, .

Time elapsed: 1528 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1530/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 149879779 t fired, 150 attempts, .

Time elapsed: 1533 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1535/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 150371084 t fired, 151 attempts, .

Time elapsed: 1538 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1540/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 150861995 t fired, 151 attempts, .

Time elapsed: 1543 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1545/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 151352629 t fired, 152 attempts, .

Time elapsed: 1548 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1550/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 151843765 t fired, 152 attempts, .

Time elapsed: 1553 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1555/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 152334410 t fired, 153 attempts, .

Time elapsed: 1558 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1560/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 152824823 t fired, 153 attempts, .

Time elapsed: 1563 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1565/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 153315748 t fired, 154 attempts, .

Time elapsed: 1568 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1570/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 153807148 t fired, 154 attempts, .

Time elapsed: 1573 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1575/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 154298640 t fired, 155 attempts, .

Time elapsed: 1578 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1580/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 154789293 t fired, 155 attempts, .

Time elapsed: 1583 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1585/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 155280338 t fired, 156 attempts, .

Time elapsed: 1588 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1590/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 155771315 t fired, 156 attempts, .

Time elapsed: 1593 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1595/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 156262504 t fired, 157 attempts, .

Time elapsed: 1598 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1600/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 156753117 t fired, 157 attempts, .

Time elapsed: 1603 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1605/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 157244069 t fired, 158 attempts, .

Time elapsed: 1608 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1610/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 157734031 t fired, 158 attempts, .

Time elapsed: 1613 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1615/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 158224157 t fired, 159 attempts, .

Time elapsed: 1618 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1620/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 158714780 t fired, 159 attempts, .

Time elapsed: 1623 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1625/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 159206092 t fired, 160 attempts, .

Time elapsed: 1628 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1630/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 159697479 t fired, 160 attempts, .

Time elapsed: 1633 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1635/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 160189659 t fired, 161 attempts, .

Time elapsed: 1638 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1640/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 160681017 t fired, 161 attempts, .

Time elapsed: 1643 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1645/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 161171785 t fired, 162 attempts, .

Time elapsed: 1648 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1650/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 161663267 t fired, 162 attempts, .

Time elapsed: 1653 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1655/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 162154361 t fired, 163 attempts, .

Time elapsed: 1658 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1660/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 162645365 t fired, 163 attempts, .

Time elapsed: 1663 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1665/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 163136140 t fired, 164 attempts, .

Time elapsed: 1668 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1670/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 163626349 t fired, 164 attempts, .

Time elapsed: 1673 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1675/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 164117159 t fired, 165 attempts, .

Time elapsed: 1678 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1680/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 164608071 t fired, 165 attempts, .

Time elapsed: 1683 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1685/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 165097974 t fired, 166 attempts, .

Time elapsed: 1688 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1690/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 165588575 t fired, 166 attempts, .

Time elapsed: 1693 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1695/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 166079982 t fired, 167 attempts, .

Time elapsed: 1698 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1700/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 166571925 t fired, 167 attempts, .

Time elapsed: 1703 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1705/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 167062526 t fired, 168 attempts, .

Time elapsed: 1708 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1710/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 167555024 t fired, 168 attempts, .

Time elapsed: 1713 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1715/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 168046285 t fired, 169 attempts, .

Time elapsed: 1718 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1720/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 168537567 t fired, 169 attempts, .

Time elapsed: 1723 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1725/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 169029072 t fired, 170 attempts, .

Time elapsed: 1728 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1730/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 169520822 t fired, 170 attempts, .

Time elapsed: 1733 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1735/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 170013031 t fired, 171 attempts, .

Time elapsed: 1738 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1740/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 170505403 t fired, 171 attempts, .

Time elapsed: 1743 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1745/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 170997517 t fired, 171 attempts, .

Time elapsed: 1748 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1750/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 171489441 t fired, 172 attempts, .

Time elapsed: 1753 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1755/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 171981247 t fired, 172 attempts, .

Time elapsed: 1758 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1760/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 172472698 t fired, 173 attempts, .

Time elapsed: 1763 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1765/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 172964324 t fired, 173 attempts, .

Time elapsed: 1768 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1770/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 173456260 t fired, 174 attempts, .

Time elapsed: 1773 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1775/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 173949046 t fired, 174 attempts, .

Time elapsed: 1778 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1780/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 174442792 t fired, 175 attempts, .

Time elapsed: 1783 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1785/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 174936595 t fired, 175 attempts, .

Time elapsed: 1788 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1790/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 175432039 t fired, 176 attempts, .

Time elapsed: 1793 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1795/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 175927124 t fired, 176 attempts, .

Time elapsed: 1798 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1800/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 176421702 t fired, 177 attempts, .

Time elapsed: 1803 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1805/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 176916660 t fired, 177 attempts, .

Time elapsed: 1808 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1810/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 177411418 t fired, 178 attempts, .

Time elapsed: 1813 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1815/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 177905694 t fired, 178 attempts, .

Time elapsed: 1818 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1820/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 178397693 t fired, 179 attempts, .

Time elapsed: 1823 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1825/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 178890581 t fired, 179 attempts, .

Time elapsed: 1828 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1830/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 179384499 t fired, 180 attempts, .

Time elapsed: 1833 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1835/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 179875021 t fired, 180 attempts, .

Time elapsed: 1838 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1840/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 180361243 t fired, 181 attempts, .

Time elapsed: 1843 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1845/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 180848610 t fired, 181 attempts, .

Time elapsed: 1848 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1850/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 181335659 t fired, 182 attempts, .

Time elapsed: 1853 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1855/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 181821523 t fired, 182 attempts, .

Time elapsed: 1858 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1860/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 182304509 t fired, 183 attempts, .

Time elapsed: 1863 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1865/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 182790859 t fired, 183 attempts, .

Time elapsed: 1868 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1870/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 183274638 t fired, 184 attempts, .

Time elapsed: 1873 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1875/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 183762145 t fired, 184 attempts, .

Time elapsed: 1878 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1880/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 184245568 t fired, 185 attempts, .

Time elapsed: 1883 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1885/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 184728218 t fired, 185 attempts, .

Time elapsed: 1888 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1890/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 185214991 t fired, 186 attempts, .

Time elapsed: 1893 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1895/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 185696537 t fired, 186 attempts, .

Time elapsed: 1898 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1900/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 186183120 t fired, 187 attempts, .

Time elapsed: 1903 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1905/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 186675840 t fired, 187 attempts, .

Time elapsed: 1908 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1910/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 187167064 t fired, 188 attempts, .

Time elapsed: 1913 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1915/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 187657783 t fired, 188 attempts, .

Time elapsed: 1918 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1920/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 188148900 t fired, 189 attempts, .

Time elapsed: 1923 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1925/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 188638798 t fired, 189 attempts, .

Time elapsed: 1928 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1930/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 189129038 t fired, 190 attempts, .

Time elapsed: 1933 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1935/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 189619521 t fired, 190 attempts, .

Time elapsed: 1938 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1940/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 190109420 t fired, 191 attempts, .

Time elapsed: 1943 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1945/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 190600537 t fired, 191 attempts, .

Time elapsed: 1948 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1950/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 191090446 t fired, 192 attempts, .

Time elapsed: 1953 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1955/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 191580249 t fired, 192 attempts, .

Time elapsed: 1958 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1960/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 192072115 t fired, 193 attempts, .

Time elapsed: 1963 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1965/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 192563935 t fired, 193 attempts, .

Time elapsed: 1968 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1970/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 193054392 t fired, 194 attempts, .

Time elapsed: 1973 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1975/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 193546443 t fired, 194 attempts, .

Time elapsed: 1978 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1980/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 194037484 t fired, 195 attempts, .

Time elapsed: 1983 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1985/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 194528483 t fired, 195 attempts, .

Time elapsed: 1988 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1990/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 195019013 t fired, 196 attempts, .

Time elapsed: 1993 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 1995/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 195509513 t fired, 196 attempts, .

Time elapsed: 1998 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2000/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 195998925 t fired, 196 attempts, .

Time elapsed: 2003 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2005/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 196489441 t fired, 197 attempts, .

Time elapsed: 2008 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2010/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 196980489 t fired, 197 attempts, .

Time elapsed: 2013 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2015/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 197472440 t fired, 198 attempts, .

Time elapsed: 2018 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2020/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 197964519 t fired, 198 attempts, .

Time elapsed: 2023 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2025/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 198457141 t fired, 199 attempts, .

Time elapsed: 2028 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2030/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 198949290 t fired, 199 attempts, .

Time elapsed: 2033 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2035/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 199440905 t fired, 200 attempts, .

Time elapsed: 2038 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2040/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 199932467 t fired, 200 attempts, .

Time elapsed: 2043 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2045/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 200424716 t fired, 201 attempts, .

Time elapsed: 2048 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2050/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 200915807 t fired, 201 attempts, .

Time elapsed: 2053 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2055/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 201407534 t fired, 202 attempts, .

Time elapsed: 2058 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2060/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 201899356 t fired, 202 attempts, .

Time elapsed: 2063 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2065/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 202391390 t fired, 203 attempts, .

Time elapsed: 2068 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2070/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 202883916 t fired, 203 attempts, .

Time elapsed: 2073 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2075/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 203375883 t fired, 204 attempts, .

Time elapsed: 2078 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2081/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 203867600 t fired, 204 attempts, .

Time elapsed: 2084 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2086/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 204360020 t fired, 205 attempts, .

Time elapsed: 2089 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2091/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 204851450 t fired, 205 attempts, .

Time elapsed: 2094 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2096/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 205343348 t fired, 206 attempts, .

Time elapsed: 2099 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2101/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 205835904 t fired, 206 attempts, .

Time elapsed: 2104 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2106/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 206327390 t fired, 207 attempts, .

Time elapsed: 2109 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2111/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 206818965 t fired, 207 attempts, .

Time elapsed: 2114 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2116/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 207311387 t fired, 208 attempts, .

Time elapsed: 2119 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2121/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 207803714 t fired, 208 attempts, .

Time elapsed: 2124 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2126/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 208296495 t fired, 209 attempts, .

Time elapsed: 2129 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2131/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 208789355 t fired, 209 attempts, .

Time elapsed: 2134 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2136/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 209281782 t fired, 210 attempts, .

Time elapsed: 2139 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2141/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 209773419 t fired, 210 attempts, .

Time elapsed: 2144 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2146/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 210264246 t fired, 211 attempts, .

Time elapsed: 2149 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2151/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 210755870 t fired, 211 attempts, .

Time elapsed: 2154 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2156/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 211248266 t fired, 212 attempts, .

Time elapsed: 2159 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2161/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 211740910 t fired, 212 attempts, .

Time elapsed: 2164 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2166/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 212233171 t fired, 213 attempts, .

Time elapsed: 2169 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2171/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 212725247 t fired, 213 attempts, .

Time elapsed: 2174 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2176/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 213218599 t fired, 214 attempts, .

Time elapsed: 2179 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2181/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 213711147 t fired, 214 attempts, .

Time elapsed: 2184 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2186/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 214203568 t fired, 215 attempts, .

Time elapsed: 2189 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2191/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 214695898 t fired, 215 attempts, .

Time elapsed: 2194 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2196/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 215188422 t fired, 216 attempts, .

Time elapsed: 2199 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2201/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 215680738 t fired, 216 attempts, .

Time elapsed: 2204 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2206/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 216173261 t fired, 217 attempts, .

Time elapsed: 2209 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2211/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 216665820 t fired, 217 attempts, .

Time elapsed: 2214 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2216/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 217159386 t fired, 218 attempts, .

Time elapsed: 2219 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2221/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 217652785 t fired, 218 attempts, .

Time elapsed: 2224 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2226/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 218142477 t fired, 219 attempts, .

Time elapsed: 2229 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2231/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 218636360 t fired, 219 attempts, .

Time elapsed: 2234 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2236/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 219129346 t fired, 220 attempts, .

Time elapsed: 2239 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2241/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 219621839 t fired, 220 attempts, .

Time elapsed: 2244 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2246/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 220114543 t fired, 221 attempts, .

Time elapsed: 2249 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2251/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 220607336 t fired, 221 attempts, .

Time elapsed: 2254 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2256/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 221099639 t fired, 222 attempts, .

Time elapsed: 2259 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2261/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 221591929 t fired, 222 attempts, .

Time elapsed: 2264 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2266/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 222084049 t fired, 223 attempts, .

Time elapsed: 2269 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2271/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 222576005 t fired, 223 attempts, .

Time elapsed: 2274 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2276/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 223068108 t fired, 224 attempts, .

Time elapsed: 2279 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2281/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 223559046 t fired, 224 attempts, .

Time elapsed: 2284 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2286/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 224051123 t fired, 225 attempts, .

Time elapsed: 2289 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2291/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 224543401 t fired, 225 attempts, .

Time elapsed: 2294 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2296/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 225034283 t fired, 226 attempts, .

Time elapsed: 2299 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2301/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 225526033 t fired, 226 attempts, .

Time elapsed: 2304 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2306/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 226017764 t fired, 227 attempts, .

Time elapsed: 2309 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2311/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 226509879 t fired, 227 attempts, .

Time elapsed: 2314 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2316/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 227001968 t fired, 228 attempts, .

Time elapsed: 2319 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2321/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 227494411 t fired, 228 attempts, .

Time elapsed: 2324 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2326/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 227986746 t fired, 228 attempts, .

Time elapsed: 2329 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2331/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 228478746 t fired, 229 attempts, .

Time elapsed: 2334 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2336/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 228969940 t fired, 229 attempts, .

Time elapsed: 2339 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2341/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 229458137 t fired, 230 attempts, .

Time elapsed: 2344 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2346/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 229940658 t fired, 230 attempts, .

Time elapsed: 2349 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2351/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 230424399 t fired, 231 attempts, .

Time elapsed: 2354 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2356/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 230904668 t fired, 231 attempts, .

Time elapsed: 2359 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2361/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 231386897 t fired, 232 attempts, .

Time elapsed: 2364 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2366/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 231871387 t fired, 232 attempts, .

Time elapsed: 2369 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2371/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 232353951 t fired, 233 attempts, .

Time elapsed: 2374 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2376/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 232834155 t fired, 233 attempts, .

Time elapsed: 2379 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2381/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 233314264 t fired, 234 attempts, .

Time elapsed: 2384 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2386/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 233796274 t fired, 234 attempts, .

Time elapsed: 2389 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2391/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 234278726 t fired, 235 attempts, .

Time elapsed: 2394 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2396/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 234760446 t fired, 235 attempts, .

Time elapsed: 2399 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2401/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 235241866 t fired, 236 attempts, .

Time elapsed: 2404 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2406/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 235725340 t fired, 236 attempts, .

Time elapsed: 2409 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2411/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 236215217 t fired, 237 attempts, .

Time elapsed: 2414 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2416/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 236705670 t fired, 237 attempts, .

Time elapsed: 2419 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2421/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 237196388 t fired, 238 attempts, .

Time elapsed: 2424 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2426/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 237687032 t fired, 238 attempts, .

Time elapsed: 2429 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2431/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 238177718 t fired, 239 attempts, .

Time elapsed: 2434 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2436/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 238668600 t fired, 239 attempts, .

Time elapsed: 2439 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2441/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 239159293 t fired, 240 attempts, .

Time elapsed: 2444 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2446/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 239649273 t fired, 240 attempts, .

Time elapsed: 2449 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2451/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 240139106 t fired, 241 attempts, .

Time elapsed: 2454 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2456/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 240629783 t fired, 241 attempts, .

Time elapsed: 2459 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2461/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 241119833 t fired, 242 attempts, .

Time elapsed: 2464 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2466/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 241610570 t fired, 242 attempts, .

Time elapsed: 2469 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2471/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 242101250 t fired, 243 attempts, .

Time elapsed: 2474 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2476/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 242592220 t fired, 243 attempts, .

Time elapsed: 2479 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2481/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 243082435 t fired, 244 attempts, .

Time elapsed: 2484 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2486/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 243574269 t fired, 244 attempts, .

Time elapsed: 2489 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2491/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 244065037 t fired, 245 attempts, .

Time elapsed: 2494 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2496/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 244556059 t fired, 245 attempts, .

Time elapsed: 2499 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2501/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 245047520 t fired, 246 attempts, .

Time elapsed: 2504 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2506/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 245537268 t fired, 246 attempts, .

Time elapsed: 2509 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2511/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 246027937 t fired, 247 attempts, .

Time elapsed: 2514 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2516/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 246518310 t fired, 247 attempts, .

Time elapsed: 2519 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2521/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 247009083 t fired, 248 attempts, .

Time elapsed: 2524 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2526/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 247499508 t fired, 248 attempts, .

Time elapsed: 2529 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2531/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 247990014 t fired, 248 attempts, .

Time elapsed: 2534 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2536/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 248480242 t fired, 249 attempts, .

Time elapsed: 2539 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2541/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 248973010 t fired, 249 attempts, .

Time elapsed: 2544 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2546/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 249464727 t fired, 250 attempts, .

Time elapsed: 2549 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2551/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 249956857 t fired, 250 attempts, .

Time elapsed: 2554 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2556/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 250448862 t fired, 251 attempts, .

Time elapsed: 2559 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2561/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 250939065 t fired, 251 attempts, .

Time elapsed: 2564 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2566/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 251430966 t fired, 252 attempts, .

Time elapsed: 2569 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2571/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 251922334 t fired, 252 attempts, .

Time elapsed: 2574 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2576/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 252414073 t fired, 253 attempts, .

Time elapsed: 2579 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2581/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 252904668 t fired, 253 attempts, .

Time elapsed: 2584 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2586/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 253395750 t fired, 254 attempts, .

Time elapsed: 2589 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2591/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 253887253 t fired, 254 attempts, .

Time elapsed: 2594 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2596/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 254379220 t fired, 255 attempts, .

Time elapsed: 2599 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2601/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 254871297 t fired, 255 attempts, .

Time elapsed: 2604 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2606/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 255363059 t fired, 256 attempts, .

Time elapsed: 2609 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2611/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 255854047 t fired, 256 attempts, .

Time elapsed: 2614 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2616/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 256345315 t fired, 257 attempts, .

Time elapsed: 2619 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2621/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 256836848 t fired, 257 attempts, .

Time elapsed: 2624 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2626/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 257328372 t fired, 258 attempts, .

Time elapsed: 2629 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2631/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 257820177 t fired, 258 attempts, .

Time elapsed: 2634 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2636/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 258312246 t fired, 259 attempts, .

Time elapsed: 2639 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2641/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 258803684 t fired, 259 attempts, .

Time elapsed: 2644 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2646/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 259295067 t fired, 260 attempts, .

Time elapsed: 2649 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2651/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 259786895 t fired, 260 attempts, .

Time elapsed: 2654 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2656/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 260278539 t fired, 261 attempts, .

Time elapsed: 2659 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2661/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 260770229 t fired, 261 attempts, .

Time elapsed: 2664 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2666/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 261262599 t fired, 262 attempts, .

Time elapsed: 2669 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2671/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 261754787 t fired, 262 attempts, .

Time elapsed: 2674 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2676/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 262245980 t fired, 263 attempts, .

Time elapsed: 2679 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2681/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 262737324 t fired, 263 attempts, .

Time elapsed: 2684 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2686/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 263228591 t fired, 264 attempts, .

Time elapsed: 2689 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2691/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 263719730 t fired, 264 attempts, .

Time elapsed: 2694 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2696/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 264211584 t fired, 265 attempts, .

Time elapsed: 2699 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2701/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 264703309 t fired, 265 attempts, .

Time elapsed: 2704 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2706/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 265195267 t fired, 266 attempts, .

Time elapsed: 2709 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2711/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 265686284 t fired, 266 attempts, .

Time elapsed: 2714 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2716/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 266176819 t fired, 267 attempts, .

Time elapsed: 2719 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2721/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 266668349 t fired, 267 attempts, .

Time elapsed: 2724 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2726/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 267160800 t fired, 268 attempts, .

Time elapsed: 2729 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2731/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 267651994 t fired, 268 attempts, .

Time elapsed: 2734 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2736/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 268143870 t fired, 269 attempts, .

Time elapsed: 2739 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2741/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 268636130 t fired, 269 attempts, .

Time elapsed: 2744 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2746/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 269127922 t fired, 270 attempts, .

Time elapsed: 2749 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2751/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 269619849 t fired, 270 attempts, .

Time elapsed: 2754 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2756/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 270112067 t fired, 271 attempts, .

Time elapsed: 2759 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2761/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 270604137 t fired, 271 attempts, .

Time elapsed: 2764 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2766/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 271096482 t fired, 272 attempts, .

Time elapsed: 2769 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2771/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 271583395 t fired, 272 attempts, .

Time elapsed: 2774 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2776/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 272072031 t fired, 273 attempts, .

Time elapsed: 2779 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2781/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 272561325 t fired, 273 attempts, .

Time elapsed: 2784 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2786/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 273050665 t fired, 274 attempts, .

Time elapsed: 2789 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2791/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 273536616 t fired, 274 attempts, .

Time elapsed: 2794 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2796/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 274019204 t fired, 275 attempts, .

Time elapsed: 2799 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2801/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 274506162 t fired, 275 attempts, .

Time elapsed: 2804 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2806/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 274993979 t fired, 275 attempts, .

Time elapsed: 2809 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2811/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 275480397 t fired, 276 attempts, .

Time elapsed: 2814 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2816/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 275965729 t fired, 276 attempts, .

Time elapsed: 2819 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2821/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 276448554 t fired, 277 attempts, .

Time elapsed: 2824 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2826/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 276933598 t fired, 277 attempts, .

Time elapsed: 2829 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2831/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 277425406 t fired, 278 attempts, .

Time elapsed: 2834 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2836/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 277916522 t fired, 278 attempts, .

Time elapsed: 2839 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2841/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 278407381 t fired, 279 attempts, .

Time elapsed: 2844 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2846/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 278898678 t fired, 279 attempts, .

Time elapsed: 2849 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2851/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 279389304 t fired, 280 attempts, .

Time elapsed: 2854 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: AGEF 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 2856/3597 0/5 LamportFastMutEx-PT-6-CTLFireability-14 279880803 t fired, 280 attempts, .

Time elapsed: 2859 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed