About the Execution of LoLa+red for LamportFastMutEx-PT-6
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
836.899 | 61292.00 | 69752.00 | 523.90 | FFFFFFFFFT?FTFFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416000425.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is LamportFastMutEx-PT-6, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416000425
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 16K Feb 25 13:41 CTLCardinality.txt
-rw-r--r-- 1 mcc users 97K Feb 25 13:41 CTLCardinality.xml
-rw-r--r-- 1 mcc users 31K Feb 25 13:40 CTLFireability.txt
-rw-r--r-- 1 mcc users 175K Feb 25 13:40 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 12K Feb 25 16:20 LTLCardinality.txt
-rw-r--r-- 1 mcc users 51K Feb 25 16:20 LTLCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 25 16:20 LTLFireability.txt
-rw-r--r-- 1 mcc users 56K Feb 25 16:20 LTLFireability.xml
-rw-r--r-- 1 mcc users 30K Feb 25 13:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 200K Feb 25 13:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 68K Feb 25 13:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 349K Feb 25 13:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 16:20 UpperBounds.txt
-rw-r--r-- 1 mcc users 7.0K Feb 25 16:20 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 208K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-PT-6-CTLCardinality-00
FORMULA_NAME LamportFastMutEx-PT-6-CTLCardinality-01
FORMULA_NAME LamportFastMutEx-PT-6-CTLCardinality-02
FORMULA_NAME LamportFastMutEx-PT-6-CTLCardinality-03
FORMULA_NAME LamportFastMutEx-PT-6-CTLCardinality-04
FORMULA_NAME LamportFastMutEx-PT-6-CTLCardinality-05
FORMULA_NAME LamportFastMutEx-PT-6-CTLCardinality-06
FORMULA_NAME LamportFastMutEx-PT-6-CTLCardinality-07
FORMULA_NAME LamportFastMutEx-PT-6-CTLCardinality-08
FORMULA_NAME LamportFastMutEx-PT-6-CTLCardinality-09
FORMULA_NAME LamportFastMutEx-PT-6-CTLCardinality-10
FORMULA_NAME LamportFastMutEx-PT-6-CTLCardinality-11
FORMULA_NAME LamportFastMutEx-PT-6-CTLCardinality-12
FORMULA_NAME LamportFastMutEx-PT-6-CTLCardinality-13
FORMULA_NAME LamportFastMutEx-PT-6-CTLCardinality-14
FORMULA_NAME LamportFastMutEx-PT-6-CTLCardinality-15
=== Now, execution of the tool begins
BK_START 1679453518974
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LamportFastMutEx-PT-6
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 02:52:00] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-22 02:52:00] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 02:52:00] [INFO ] Load time of PNML (sax parser for PT used): 72 ms
[2023-03-22 02:52:00] [INFO ] Transformed 217 places.
[2023-03-22 02:52:00] [INFO ] Transformed 420 transitions.
[2023-03-22 02:52:00] [INFO ] Found NUPN structural information;
[2023-03-22 02:52:00] [INFO ] Completing missing partition info from NUPN : creating a component with [P_start_1_0, P_start_1_1, P_start_1_2, P_start_1_3, P_start_1_4, P_start_1_5, P_start_1_6, P_b_0_false, P_b_0_true, P_b_1_false, P_b_1_true, P_b_2_false, P_b_2_true, P_b_3_false, P_b_3_true, P_b_4_false, P_b_4_true, P_b_5_false, P_b_5_true, P_b_6_false, P_b_6_true, P_setx_3_0, P_setx_3_1, P_setx_3_2, P_setx_3_3, P_setx_3_4, P_setx_3_5, P_setx_3_6, P_setbi_5_0, P_setbi_5_1, P_setbi_5_2, P_setbi_5_3, P_setbi_5_4, P_setbi_5_5, P_setbi_5_6, P_ify0_4_0, P_ify0_4_1, P_ify0_4_2, P_ify0_4_3, P_ify0_4_4, P_ify0_4_5, P_ify0_4_6, P_sety_9_0, P_sety_9_1, P_sety_9_2, P_sety_9_3, P_sety_9_4, P_sety_9_5, P_sety_9_6, P_ifxi_10_0, P_ifxi_10_1, P_ifxi_10_2, P_ifxi_10_3, P_ifxi_10_4, P_ifxi_10_5, P_ifxi_10_6, P_setbi_11_0, P_setbi_11_1, P_setbi_11_2, P_setbi_11_3, P_setbi_11_4, P_setbi_11_5, P_setbi_11_6, P_fordo_12_0, P_fordo_12_1, P_fordo_12_2, P_fordo_12_3, P_fordo_12_4, P_fordo_12_5, P_fordo_12_6, P_wait_0_0, P_wait_0_1, P_wait_0_2, P_wait_0_3, P_wait_0_4, P_wait_0_5, P_wait_0_6, P_wait_1_0, P_wait_1_1, P_wait_1_2, P_wait_1_3, P_wait_1_4, P_wait_1_5, P_wait_1_6, P_wait_2_0, P_wait_2_1, P_wait_2_2, P_wait_2_3, P_wait_2_4, P_wait_2_5, P_wait_2_6, P_wait_3_0, P_wait_3_1, P_wait_3_2, P_wait_3_3, P_wait_3_4, P_wait_3_5, P_wait_3_6, P_wait_4_0, P_wait_4_1, P_wait_4_2, P_wait_4_3, P_wait_4_4, P_wait_4_5, P_wait_4_6, P_wait_5_0, P_wait_5_1, P_wait_5_2, P_wait_5_3, P_wait_5_4, P_wait_5_5, P_wait_5_6, P_wait_6_0, P_wait_6_1, P_wait_6_2, P_wait_6_3, P_wait_6_4, P_wait_6_5, P_wait_6_6, P_await_13_0, P_await_13_1, P_await_13_2, P_await_13_3, P_await_13_4, P_await_13_5, P_await_13_6, P_done_0_0, P_done_0_1, P_done_0_2, P_done_0_3, P_done_0_4, P_done_0_5, P_done_0_6, P_done_1_0, P_done_1_1, P_done_1_2, P_done_1_3, P_done_1_4, P_done_1_5, P_done_1_6, P_done_2_0, P_done_2_1, P_done_2_2, P_done_2_3, P_done_2_4, P_done_2_5, P_done_2_6, P_done_3_0, P_done_3_1, P_done_3_2, P_done_3_3, P_done_3_4, P_done_3_5, P_done_3_6, P_done_4_0, P_done_4_1, P_done_4_2, P_done_4_3, P_done_4_4, P_done_4_5, P_done_4_6, P_done_5_0, P_done_5_1, P_done_5_2, P_done_5_3, P_done_5_4, P_done_5_5, P_done_5_6, P_done_6_0, P_done_6_1, P_done_6_2, P_done_6_3, P_done_6_4, P_done_6_5, P_done_6_6, P_ifyi_15_0, P_ifyi_15_1, P_ifyi_15_2, P_ifyi_15_3, P_ifyi_15_4, P_ifyi_15_5, P_ifyi_15_6, P_awaity_0, P_awaity_1, P_awaity_2, P_awaity_3, P_awaity_4, P_awaity_5, P_awaity_6, P_CS_21_0, P_CS_21_1, P_CS_21_2, P_CS_21_3, P_CS_21_4, P_CS_21_5, P_CS_21_6, P_setbi_24_0, P_setbi_24_1, P_setbi_24_2, P_setbi_24_3, P_setbi_24_4, P_setbi_24_5, P_setbi_24_6]
[2023-03-22 02:52:00] [INFO ] Parsed PT model containing 217 places and 420 transitions and 1834 arcs in 139 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 12 ms.
Deduced a syphon composed of 41 places in 3 ms
Reduce places removed 41 places and 66 transitions.
FORMULA LamportFastMutEx-PT-6-CTLCardinality-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA LamportFastMutEx-PT-6-CTLCardinality-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 152 out of 176 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 12 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
[2023-03-22 02:52:00] [INFO ] Flow matrix only has 264 transitions (discarded 90 similar events)
// Phase 1: matrix 264 rows 176 cols
[2023-03-22 02:52:00] [INFO ] Computed 50 place invariants in 22 ms
[2023-03-22 02:52:01] [INFO ] Implicit Places using invariants in 419 ms returned []
[2023-03-22 02:52:01] [INFO ] Flow matrix only has 264 transitions (discarded 90 similar events)
[2023-03-22 02:52:01] [INFO ] Invariant cache hit.
[2023-03-22 02:52:01] [INFO ] State equation strengthened by 72 read => feed constraints.
[2023-03-22 02:52:01] [INFO ] Implicit Places using invariants and state equation in 198 ms returned []
Implicit Place search using SMT with State Equation took 643 ms to find 0 implicit places.
[2023-03-22 02:52:01] [INFO ] Flow matrix only has 264 transitions (discarded 90 similar events)
[2023-03-22 02:52:01] [INFO ] Invariant cache hit.
[2023-03-22 02:52:01] [INFO ] Dead Transitions using invariants and state equation in 278 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 936 ms. Remains : 176/176 places, 354/354 transitions.
Support contains 152 out of 176 places after structural reductions.
[2023-03-22 02:52:01] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
[2023-03-22 02:52:01] [INFO ] Flatten gal took : 61 ms
FORMULA LamportFastMutEx-PT-6-CTLCardinality-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA LamportFastMutEx-PT-6-CTLCardinality-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-22 02:52:01] [INFO ] Flatten gal took : 30 ms
[2023-03-22 02:52:02] [INFO ] Input system was already deterministic with 354 transitions.
Support contains 148 out of 176 places (down from 152) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 494 ms. (steps per millisecond=20 ) properties (out of 34) seen :20
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 62 ms. (steps per millisecond=161 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 65 ms. (steps per millisecond=153 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 66 ms. (steps per millisecond=151 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 14) seen :0
Running SMT prover for 14 properties.
[2023-03-22 02:52:03] [INFO ] Flow matrix only has 264 transitions (discarded 90 similar events)
[2023-03-22 02:52:03] [INFO ] Invariant cache hit.
[2023-03-22 02:52:03] [INFO ] After 76ms SMT Verify possible using all constraints in real domain returned unsat :13 sat :0 real:1
[2023-03-22 02:52:03] [INFO ] [Nat]Absence check using 50 positive place invariants in 10 ms returned sat
[2023-03-22 02:52:03] [INFO ] After 71ms SMT Verify possible using all constraints in natural domain returned unsat :14 sat :0
Fused 14 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 14 atomic propositions for a total of 12 simplifications.
Initial state reduction rules removed 1 formulas.
FORMULA LamportFastMutEx-PT-6-CTLCardinality-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA LamportFastMutEx-PT-6-CTLCardinality-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-22 02:52:03] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
[2023-03-22 02:52:03] [INFO ] Flatten gal took : 19 ms
FORMULA LamportFastMutEx-PT-6-CTLCardinality-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA LamportFastMutEx-PT-6-CTLCardinality-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-22 02:52:03] [INFO ] Flatten gal took : 19 ms
[2023-03-22 02:52:03] [INFO ] Input system was already deterministic with 354 transitions.
Support contains 57 out of 176 places (down from 84) after GAL structural reductions.
Computed a total of 1 stabilizing places and 6 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 9 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 176/176 places, 354/354 transitions.
[2023-03-22 02:52:03] [INFO ] Flatten gal took : 16 ms
[2023-03-22 02:52:03] [INFO ] Flatten gal took : 16 ms
[2023-03-22 02:52:03] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in LTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 9 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 176/176 places, 354/354 transitions.
[2023-03-22 02:52:03] [INFO ] Flatten gal took : 17 ms
[2023-03-22 02:52:03] [INFO ] Flatten gal took : 25 ms
[2023-03-22 02:52:03] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 0 with 12 rules applied. Total rules applied 12 place count 170 transition count 348
Applied a total of 12 rules in 63 ms. Remains 170 /176 variables (removed 6) and now considering 348/354 (removed 6) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 63 ms. Remains : 170/176 places, 348/354 transitions.
[2023-03-22 02:52:03] [INFO ] Flatten gal took : 13 ms
[2023-03-22 02:52:03] [INFO ] Flatten gal took : 13 ms
[2023-03-22 02:52:03] [INFO ] Input system was already deterministic with 348 transitions.
Finished random walk after 21 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=21 )
FORMULA LamportFastMutEx-PT-6-CTLCardinality-07 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 1 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 0 with 10 rules applied. Total rules applied 10 place count 171 transition count 349
Applied a total of 10 rules in 16 ms. Remains 171 /176 variables (removed 5) and now considering 349/354 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 171/176 places, 349/354 transitions.
[2023-03-22 02:52:03] [INFO ] Flatten gal took : 15 ms
[2023-03-22 02:52:03] [INFO ] Flatten gal took : 13 ms
[2023-03-22 02:52:03] [INFO ] Input system was already deterministic with 349 transitions.
Starting structural reductions in LTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 3 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 176/176 places, 354/354 transitions.
[2023-03-22 02:52:04] [INFO ] Flatten gal took : 13 ms
[2023-03-22 02:52:04] [INFO ] Flatten gal took : 13 ms
[2023-03-22 02:52:04] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 2 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 0 with 10 rules applied. Total rules applied 10 place count 171 transition count 349
Applied a total of 10 rules in 31 ms. Remains 171 /176 variables (removed 5) and now considering 349/354 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 31 ms. Remains : 171/176 places, 349/354 transitions.
[2023-03-22 02:52:04] [INFO ] Flatten gal took : 11 ms
[2023-03-22 02:52:04] [INFO ] Flatten gal took : 19 ms
[2023-03-22 02:52:04] [INFO ] Input system was already deterministic with 349 transitions.
Starting structural reductions in LTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 2 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 176/176 places, 354/354 transitions.
[2023-03-22 02:52:04] [INFO ] Flatten gal took : 17 ms
[2023-03-22 02:52:04] [INFO ] Flatten gal took : 10 ms
[2023-03-22 02:52:04] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in LTL mode, iteration 0 : 176/176 places, 354/354 transitions.
Applied a total of 0 rules in 3 ms. Remains 176 /176 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 176/176 places, 354/354 transitions.
[2023-03-22 02:52:04] [INFO ] Flatten gal took : 16 ms
[2023-03-22 02:52:04] [INFO ] Flatten gal took : 10 ms
[2023-03-22 02:52:04] [INFO ] Input system was already deterministic with 354 transitions.
[2023-03-22 02:52:04] [INFO ] Flatten gal took : 10 ms
[2023-03-22 02:52:04] [INFO ] Flatten gal took : 10 ms
[2023-03-22 02:52:04] [INFO ] Export to MCC of 7 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 1 ms.
[2023-03-22 02:52:04] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 176 places, 354 transitions and 1536 arcs took 4 ms.
Total runtime 3793 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT LamportFastMutEx-PT-6
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
FORMULA LamportFastMutEx-PT-6-CTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-6-CTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-6-CTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-6-CTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-6-CTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-6-CTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679453580266
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 25 (type SKEL/SRCH) for 9 LamportFastMutEx-PT-6-CTLCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 25 (type SKEL/SRCH) for LamportFastMutEx-PT-6-CTLCardinality-12
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 13 (type EXCL) for 12 LamportFastMutEx-PT-6-CTLCardinality-13
lola: time limit : 450 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for LamportFastMutEx-PT-6-CTLCardinality-13
lola: result : false
lola: markings : 13
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:776
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 26 (type EXCL) for 0 LamportFastMutEx-PT-6-CTLCardinality-00
lola: time limit : 514 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: FINISHED task # 26 (type EXCL) for LamportFastMutEx-PT-6-CTLCardinality-00
lola: result : true
lola: markings : 13
lola: fired transitions : 13
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 LamportFastMutEx-PT-6-CTLCardinality-15
lola: time limit : 600 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 23 (type EXCL) for LamportFastMutEx-PT-6-CTLCardinality-15
lola: result : false
lola: markings : 58836
lola: fired transitions : 162561
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 15 LamportFastMutEx-PT-6-CTLCardinality-14
lola: time limit : 720 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for LamportFastMutEx-PT-6-CTLCardinality-14
lola: result : false
lola: markings : 38
lola: fired transitions : 81
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 15 LamportFastMutEx-PT-6-CTLCardinality-14
lola: time limit : 900 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for LamportFastMutEx-PT-6-CTLCardinality-14
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 LamportFastMutEx-PT-6-CTLCardinality-12
lola: time limit : 1200 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for LamportFastMutEx-PT-6-CTLCardinality-12
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 LamportFastMutEx-PT-6-CTLCardinality-01
lola: time limit : 1800 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for LamportFastMutEx-PT-6-CTLCardinality-01
lola: result : false
lola: markings : 11
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 LamportFastMutEx-PT-6-CTLCardinality-10
lola: time limit : 3600 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLCardinality-00: F false state space / EG
LamportFastMutEx-PT-6-CTLCardinality-01: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-12: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-13: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-14: DISJ false DISJ
LamportFastMutEx-PT-6-CTLCardinality-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/3600 4/32 LamportFastMutEx-PT-6-CTLCardinality-10 722415 m, 144483 m/sec, 3465839 t fired, .
Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLCardinality-00: F false state space / EG
LamportFastMutEx-PT-6-CTLCardinality-01: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-12: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-13: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-14: DISJ false DISJ
LamportFastMutEx-PT-6-CTLCardinality-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/3600 7/32 LamportFastMutEx-PT-6-CTLCardinality-10 1446952 m, 144907 m/sec, 7222258 t fired, .
Time elapsed: 10 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLCardinality-00: F false state space / EG
LamportFastMutEx-PT-6-CTLCardinality-01: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-12: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-13: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-14: DISJ false DISJ
LamportFastMutEx-PT-6-CTLCardinality-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/3600 10/32 LamportFastMutEx-PT-6-CTLCardinality-10 2129562 m, 136522 m/sec, 10892769 t fired, .
Time elapsed: 15 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLCardinality-00: F false state space / EG
LamportFastMutEx-PT-6-CTLCardinality-01: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-12: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-13: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-14: DISJ false DISJ
LamportFastMutEx-PT-6-CTLCardinality-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/3600 13/32 LamportFastMutEx-PT-6-CTLCardinality-10 2767912 m, 127670 m/sec, 14650746 t fired, .
Time elapsed: 20 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLCardinality-00: F false state space / EG
LamportFastMutEx-PT-6-CTLCardinality-01: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-12: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-13: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-14: DISJ false DISJ
LamportFastMutEx-PT-6-CTLCardinality-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/3600 16/32 LamportFastMutEx-PT-6-CTLCardinality-10 3425411 m, 131499 m/sec, 18369333 t fired, .
Time elapsed: 25 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLCardinality-00: F false state space / EG
LamportFastMutEx-PT-6-CTLCardinality-01: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-12: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-13: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-14: DISJ false DISJ
LamportFastMutEx-PT-6-CTLCardinality-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/3600 19/32 LamportFastMutEx-PT-6-CTLCardinality-10 4064532 m, 127824 m/sec, 21885431 t fired, .
Time elapsed: 30 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLCardinality-00: F false state space / EG
LamportFastMutEx-PT-6-CTLCardinality-01: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-12: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-13: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-14: DISJ false DISJ
LamportFastMutEx-PT-6-CTLCardinality-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/3600 21/32 LamportFastMutEx-PT-6-CTLCardinality-10 4684100 m, 123913 m/sec, 25443376 t fired, .
Time elapsed: 35 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLCardinality-00: F false state space / EG
LamportFastMutEx-PT-6-CTLCardinality-01: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-12: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-13: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-14: DISJ false DISJ
LamportFastMutEx-PT-6-CTLCardinality-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/3600 24/32 LamportFastMutEx-PT-6-CTLCardinality-10 5316411 m, 126462 m/sec, 29109238 t fired, .
Time elapsed: 40 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLCardinality-00: F false state space / EG
LamportFastMutEx-PT-6-CTLCardinality-01: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-12: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-13: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-14: DISJ false DISJ
LamportFastMutEx-PT-6-CTLCardinality-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/3600 27/32 LamportFastMutEx-PT-6-CTLCardinality-10 5962097 m, 129137 m/sec, 32771257 t fired, .
Time elapsed: 45 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLCardinality-00: F false state space / EG
LamportFastMutEx-PT-6-CTLCardinality-01: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-12: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-13: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-14: DISJ false DISJ
LamportFastMutEx-PT-6-CTLCardinality-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/3600 30/32 LamportFastMutEx-PT-6-CTLCardinality-10 6593737 m, 126328 m/sec, 36471065 t fired, .
Time elapsed: 50 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 7
lola: CANCELED task # 7 (type EXCL) for LamportFastMutEx-PT-6-CTLCardinality-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLCardinality-00: F false state space / EG
LamportFastMutEx-PT-6-CTLCardinality-01: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-12: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-13: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-14: DISJ false DISJ
LamportFastMutEx-PT-6-CTLCardinality-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
lola: Portfolio finished: no open tasks 7
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLCardinality-00: F false state space / EG
LamportFastMutEx-PT-6-CTLCardinality-01: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-10: CTL unknown AGGR
LamportFastMutEx-PT-6-CTLCardinality-12: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-13: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLCardinality-14: DISJ false DISJ
LamportFastMutEx-PT-6-CTLCardinality-15: CTL false CTL model checker
Time elapsed: 55 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-PT-6"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is LamportFastMutEx-PT-6, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416000425"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-PT-6.tgz
mv LamportFastMutEx-PT-6 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;