fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r231-tall-167856416000390
Last Updated
May 14, 2023

About the Execution of LoLa+red for LamportFastMutEx-COL-8

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16216.979 465020.00 9165507.00 61219.90 TFFFTTFFFFTTFTFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416000390.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is LamportFastMutEx-COL-8, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416000390
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 472K
-rw-r--r-- 1 mcc users 6.5K Feb 25 13:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K Feb 25 13:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.4K Feb 25 13:44 CTLFireability.txt
-rw-r--r-- 1 mcc users 65K Feb 25 13:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:20 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:20 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:20 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:20 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.5K Feb 25 13:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 86K Feb 25 13:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.7K Feb 25 13:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74K Feb 25 13:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:20 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:20 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 2 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 44K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-COL-8-ReachabilityCardinality-00
FORMULA_NAME LamportFastMutEx-COL-8-ReachabilityCardinality-01
FORMULA_NAME LamportFastMutEx-COL-8-ReachabilityCardinality-02
FORMULA_NAME LamportFastMutEx-COL-8-ReachabilityCardinality-03
FORMULA_NAME LamportFastMutEx-COL-8-ReachabilityCardinality-04
FORMULA_NAME LamportFastMutEx-COL-8-ReachabilityCardinality-05
FORMULA_NAME LamportFastMutEx-COL-8-ReachabilityCardinality-06
FORMULA_NAME LamportFastMutEx-COL-8-ReachabilityCardinality-07
FORMULA_NAME LamportFastMutEx-COL-8-ReachabilityCardinality-08
FORMULA_NAME LamportFastMutEx-COL-8-ReachabilityCardinality-09
FORMULA_NAME LamportFastMutEx-COL-8-ReachabilityCardinality-10
FORMULA_NAME LamportFastMutEx-COL-8-ReachabilityCardinality-11
FORMULA_NAME LamportFastMutEx-COL-8-ReachabilityCardinality-12
FORMULA_NAME LamportFastMutEx-COL-8-ReachabilityCardinality-13
FORMULA_NAME LamportFastMutEx-COL-8-ReachabilityCardinality-14
FORMULA_NAME LamportFastMutEx-COL-8-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1679450018853

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LamportFastMutEx-COL-8
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 01:53:40] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-22 01:53:40] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 01:53:40] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-22 01:53:40] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-22 01:53:40] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 443 ms
[2023-03-22 01:53:40] [INFO ] Imported 18 HL places and 17 HL transitions for a total of 315 PT places and 837.0 transition bindings in 14 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 18 ms.
Working with output stream class java.io.PrintStream
[2023-03-22 01:53:40] [INFO ] Built PT skeleton of HLPN with 18 places and 17 transitions 68 arcs in 4 ms.
[2023-03-22 01:53:40] [INFO ] Skeletonized 16 HLPN properties in 1 ms.
Remains 16 properties that can be checked using skeleton over-approximation.
Reduce places removed 3 places and 0 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
[2023-03-22 01:53:40] [INFO ] Flatten gal took : 13 ms
[2023-03-22 01:53:40] [INFO ] Flatten gal took : 3 ms
FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-10 TRUE TECHNIQUES CPN_APPROX
FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-15 FALSE TECHNIQUES CPN_APPROX
Domain [pid(9), pid(9)] of place P_wait breaks symmetries in sort pid
Symmetric sort wr.t. initial and guards and successors and join/free detected :P_bool
Arc [3:1*[$i, 1]] contains constants of sort P_bool
Transition T_setbi_2 : constants on arcs in [[3:1*[$i, 1]]] introduces in P_bool(2) partition with 1 elements that refines current partition to 2 subsets.
[2023-03-22 01:53:40] [INFO ] Unfolded HLPN to a Petri net with 315 places and 666 transitions 2934 arcs in 24 ms.
[2023-03-22 01:53:40] [INFO ] Unfolded 16 HLPN properties in 1 ms.
Deduced a syphon composed of 49 places in 3 ms
Reduce places removed 49 places and 82 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 523 ms. (steps per millisecond=19 ) properties (out of 14) seen :4
FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-09 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-07 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-02 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 52 ms. (steps per millisecond=192 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 56 ms. (steps per millisecond=178 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 55 ms. (steps per millisecond=181 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 100 ms. (steps per millisecond=100 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 57 ms. (steps per millisecond=175 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 103 ms. (steps per millisecond=97 ) properties (out of 10) seen :0
Running SMT prover for 10 properties.
[2023-03-22 01:53:42] [INFO ] Flow matrix only has 416 transitions (discarded 168 similar events)
// Phase 1: matrix 416 rows 266 cols
[2023-03-22 01:53:42] [INFO ] Computed 82 place invariants in 15 ms
[2023-03-22 01:53:42] [INFO ] After 416ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:10
[2023-03-22 01:53:42] [INFO ] [Nat]Absence check using 82 positive place invariants in 19 ms returned sat
[2023-03-22 01:53:42] [INFO ] After 141ms SMT Verify possible using state equation in natural domain returned unsat :9 sat :1
[2023-03-22 01:53:42] [INFO ] State equation strengthened by 112 read => feed constraints.
[2023-03-22 01:53:43] [INFO ] After 35ms SMT Verify possible using 112 Read/Feed constraints in natural domain returned unsat :9 sat :1
[2023-03-22 01:53:43] [INFO ] Deduced a trap composed of 9 places in 101 ms of which 4 ms to minimize.
[2023-03-22 01:53:43] [INFO ] Deduced a trap composed of 9 places in 87 ms of which 1 ms to minimize.
[2023-03-22 01:53:43] [INFO ] Deduced a trap composed of 20 places in 75 ms of which 2 ms to minimize.
[2023-03-22 01:53:43] [INFO ] Deduced a trap composed of 22 places in 70 ms of which 1 ms to minimize.
[2023-03-22 01:53:43] [INFO ] Deduced a trap composed of 12 places in 96 ms of which 0 ms to minimize.
[2023-03-22 01:53:43] [INFO ] Deduced a trap composed of 24 places in 89 ms of which 1 ms to minimize.
[2023-03-22 01:53:43] [INFO ] Deduced a trap composed of 17 places in 53 ms of which 0 ms to minimize.
[2023-03-22 01:53:43] [INFO ] Deduced a trap composed of 17 places in 50 ms of which 1 ms to minimize.
[2023-03-22 01:53:43] [INFO ] Deduced a trap composed of 19 places in 53 ms of which 0 ms to minimize.
[2023-03-22 01:53:43] [INFO ] Deduced a trap composed of 10 places in 48 ms of which 1 ms to minimize.
[2023-03-22 01:53:43] [INFO ] Deduced a trap composed of 19 places in 56 ms of which 0 ms to minimize.
[2023-03-22 01:53:44] [INFO ] Deduced a trap composed of 17 places in 60 ms of which 0 ms to minimize.
[2023-03-22 01:53:44] [INFO ] Deduced a trap composed of 17 places in 52 ms of which 1 ms to minimize.
[2023-03-22 01:53:44] [INFO ] Deduced a trap composed of 17 places in 51 ms of which 0 ms to minimize.
[2023-03-22 01:53:44] [INFO ] Deduced a trap composed of 21 places in 57 ms of which 0 ms to minimize.
[2023-03-22 01:53:44] [INFO ] Deduced a trap composed of 26 places in 72 ms of which 0 ms to minimize.
[2023-03-22 01:53:44] [INFO ] Deduced a trap composed of 11 places in 63 ms of which 0 ms to minimize.
[2023-03-22 01:53:44] [INFO ] Deduced a trap composed of 17 places in 56 ms of which 1 ms to minimize.
[2023-03-22 01:53:44] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 18 trap constraints in 1475 ms
[2023-03-22 01:53:44] [INFO ] After 1522ms SMT Verify possible using trap constraints in natural domain returned unsat :10 sat :0
[2023-03-22 01:53:44] [INFO ] After 1838ms SMT Verify possible using all constraints in natural domain returned unsat :10 sat :0
FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-14 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-13 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-12 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-08 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-06 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-05 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-04 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-03 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-01 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-00 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 10 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
All properties solved without resorting to model-checking.
Total runtime 4319 ms.
starting LoLA
BK_INPUT LamportFastMutEx-COL-8
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-8-ReachabilityCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679450483873
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 7020264 kB
After kill :
MemTotal: 16393216 kB
MemFree: 7016364 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: TR BINDINGS
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 53 (type SKEL/FNDP) for 21 LamportFastMutEx-COL-8-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type SKEL/EQUN) for 21 LamportFastMutEx-COL-8-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type SKEL/SRCH) for 21 LamportFastMutEx-COL-8-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SKEL/SRCH) for 21 LamportFastMutEx-COL-8-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 59 (type SKEL/SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-07
lola: result : true
lola: markings : 63
lola: fired transitions : 64
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 53 (type FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 54 (type EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 58 (type SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-07 (obsolete)
lola: TR BINDINGS DONE
lola: Places: 315, Transitions: 666
lola: LAUNCH task # 74 (type SKEL/FNDP) for 36 LamportFastMutEx-COL-8-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type SKEL/EQUN) for 36 LamportFastMutEx-COL-8-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 77 (type SKEL/SRCH) for 36 LamportFastMutEx-COL-8-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 78 (type SKEL/SRCH) for 36 LamportFastMutEx-COL-8-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 53 (type SKEL/FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-07
lola: result : true
lola: fired transitions : 35
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 78 (type SKEL/SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-12
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: result : false
lola: markings : 216
lola: fired transitions : 287
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 77 (type SKEL/SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-12
lola: result : false
lola: markings : 1350
lola: fired transitions : 2436
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 74 (type FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 75 (type EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-12 (obsolete)
lola: LAUNCH task # 131 (type SKEL/FNDP) for 45 LamportFastMutEx-COL-8-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 134 (type SKEL/EQUN) for 45 LamportFastMutEx-COL-8-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 138 (type SKEL/SRCH) for 45 LamportFastMutEx-COL-8-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 139 (type SKEL/SRCH) for 45 LamportFastMutEx-COL-8-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 74 (type SKEL/FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-12
lola: result : unknown
lola: fired transitions : 28769
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 138 (type SKEL/SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-15
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 75 (type SKEL/EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-12
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 131 (type FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 134 (type EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 139 (type SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-15 (obsolete)
lola: LAUNCH task # 93 (type SKEL/FNDP) for 27 LamportFastMutEx-COL-8-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type SKEL/EQUN) for 27 LamportFastMutEx-COL-8-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 96 (type SKEL/SRCH) for 27 LamportFastMutEx-COL-8-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 97 (type SKEL/SRCH) for 27 LamportFastMutEx-COL-8-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-54.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 96 (type SKEL/SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-09
lola: result : true
lola: markings : 31
lola: fired transitions : 31
lola: time used : 0.000000
lola: memory pages used : 1

lola: CANCELED task # 93 (type FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 94 (type EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 97 (type SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-09 (obsolete)
lola: LAUNCH task # 132 (type SKEL/FNDP) for 42 LamportFastMutEx-COL-8-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 136 (type SKEL/EQUN) for 42 LamportFastMutEx-COL-8-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 140 (type SKEL/SRCH) for 42 LamportFastMutEx-COL-8-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 141 (type SKEL/SRCH) for 42 LamportFastMutEx-COL-8-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 97 (type SKEL/SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-09
lola: result : true
lola: markings : 353
lola: fired transitions : 493
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 54 (type SKEL/EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-07
lola: result : true
lola: @ trans T-setbi_24
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-136.sara.
lola: @ trans T-yne0_4
lola: FINISHED task # 93 (type SKEL/FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-09
lola: result : true
lola: fired transitions : 47
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: @ trans T-fordo_12
lola: @ trans T-xeqi_10
lola: @ trans T-sety_9
lola: @ trans T-setbi_2
lola: @ trans T-awaity
lola: @ trans T-setbi_11
lola: @ trans T-ynei_15
lola: @ trans T-forod_13
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-94.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-134.sara.
lola: @ trans T-setbi_5
lola: @ trans T-xnei_10
lola: @ trans T-await_13
lola: @ trans T-yeq0_4
lola: @ trans T-yeqi_15
lola: @ trans T-sety0_23
lola: @ trans T-setx_3
lola: FINISHED task # 140 (type SKEL/SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-14
lola: result : false
lola: markings : 103023
lola: fired transitions : 250421
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 132 (type FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 136 (type EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 141 (type SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-14 (obsolete)
lola: LAUNCH task # 100 (type SKEL/FNDP) for 24 LamportFastMutEx-COL-8-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 101 (type SKEL/EQUN) for 24 LamportFastMutEx-COL-8-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 103 (type SKEL/SRCH) for 24 LamportFastMutEx-COL-8-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 104 (type SKEL/SRCH) for 24 LamportFastMutEx-COL-8-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 132 (type SKEL/FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-14
lola: result : unknown
lola: fired transitions : 234008
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 136 (type SKEL/EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-14
lola: result : unknown

lola: FINISHED task # 134 (type SKEL/EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-15
lola: result : false

lola: FINISHED task # 94 (type SKEL/EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-09
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: FINISHED task # 103 (type SKEL/SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-08
lola: result : false
lola: markings : 169468
lola: fired transitions : 502276
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 100 (type FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 101 (type EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 104 (type SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-08 (obsolete)
lola: LAUNCH task # 116 (type SKEL/FNDP) for 0 LamportFastMutEx-COL-8-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 117 (type SKEL/EQUN) for 0 LamportFastMutEx-COL-8-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 119 (type SKEL/SRCH) for 0 LamportFastMutEx-COL-8-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 120 (type SKEL/SRCH) for 0 LamportFastMutEx-COL-8-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 100 (type SKEL/FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-08
lola: result : unknown
lola: fired transitions : 597374
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-117.sara.

lola: LAUNCH INITIAL
lola: LAUNCH task # 31 (type CNST) for 30 LamportFastMutEx-COL-8-ReachabilityCardinality-10
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: Rule S: 82 transitions removed,49 places removed
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-101.sara.
lola: FINISHED task # 31 (type CNST) for LamportFastMutEx-COL-8-ReachabilityCardinality-10
lola: result : true
lola: planning for LamportFastMutEx-COL-8-ReachabilityCardinality-14 stopped (result already fixed).
lola: planning for LamportFastMutEx-COL-8-ReachabilityCardinality-12 stopped (result already fixed).
lola: planning for LamportFastMutEx-COL-8-ReachabilityCardinality-08 stopped (result already fixed).
lola: FINISHED task # 117 (type SKEL/EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-00
lola: result : false
lola: CANCELED task # 116 (type FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 119 (type SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 120 (type SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-00 (obsolete)
lola: LAUNCH task # 156 (type SKEL/FNDP) for 6 LamportFastMutEx-COL-8-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 157 (type SKEL/EQUN) for 6 LamportFastMutEx-COL-8-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 161 (type SKEL/SRCH) for 6 LamportFastMutEx-COL-8-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 162 (type SKEL/SRCH) for 6 LamportFastMutEx-COL-8-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 116 (type SKEL/FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-00
lola: result : unknown
lola: fired transitions : 144149
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 161 (type SKEL/SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-02
lola: result : true
lola: markings : 19
lola: fired transitions : 18
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 156 (type FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 157 (type EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 162 (type SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-02 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-157.sara.
sara: place or transition ordering is non-deterministic

lola: LAUNCH task # 187 (type EXCL) for 21 LamportFastMutEx-COL-8-ReachabilityCardinality-07
lola: time limit : 449 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 88 (type SKEL/FNDP) for 33 LamportFastMutEx-COL-8-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 123 (type SKEL/EQUN) for 33 LamportFastMutEx-COL-8-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 125 (type SKEL/SRCH) for 33 LamportFastMutEx-COL-8-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 156 (type SKEL/FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-02
lola: result : true
lola: fired transitions : 17
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 157 (type SKEL/EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-02
lola: result : true
lola: FINISHED task # 125 (type SKEL/SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-11
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 88 (type FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 123 (type EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-11 (obsolete)
lola: LAUNCH task # 144 (type SKEL/FNDP) for 15 LamportFastMutEx-COL-8-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 145 (type SKEL/EQUN) for 15 LamportFastMutEx-COL-8-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 147 (type SKEL/SRCH) for 15 LamportFastMutEx-COL-8-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 187 (type EXCL) for LamportFastMutEx-COL-8-ReachabilityCardinality-07
lola: result : true
lola: markings : 46
lola: fired transitions : 45
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-123.sara.

lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 205 (type EXCL) for 9 LamportFastMutEx-COL-8-ReachabilityCardinality-03
lola: time limit : 514 sec
lola: memory limit: 32 pages
lola: FINISHED task # 123 (type SKEL/EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-11
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 88 (type SKEL/FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 147 (type SKEL/SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-05
lola: result : false
lola: markings : 129
lola: fired transitions : 185
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 144 (type FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 145 (type EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-05 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 108 (type SKEL/FNDP) for 39 LamportFastMutEx-COL-8-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 111 (type SKEL/EQUN) for 39 LamportFastMutEx-COL-8-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 113 (type SKEL/SRCH) for 39 LamportFastMutEx-COL-8-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 144 (type SKEL/FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-05
lola: result : unknown
lola: fired transitions : 17556
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 145 (type SKEL/EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-05
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 108 (type SKEL/FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-13
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: result : true
lola: fired transitions : 7
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 111 (type EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-13 (obsolete)
lola: CANCELED task # 113 (type SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-13 (obsolete)
lola: LAUNCH task # 66 (type SKEL/FNDP) for 18 LamportFastMutEx-COL-8-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SKEL/EQUN) for 18 LamportFastMutEx-COL-8-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type SKEL/SRCH) for 18 LamportFastMutEx-COL-8-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 111 (type SKEL/EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-13
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711

sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-67.sara.

lola: FINISHED task # 71 (type SKEL/SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-06
lola: result : false
lola: markings : 34453
lola: fired transitions : 58452
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 66 (type FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-06 (obsolete)
lola: CANCELED task # 67 (type EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-06 (obsolete)
lola: LAUNCH task # 56 (type SKEL/FNDP) for 3 LamportFastMutEx-COL-8-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type SKEL/EQUN) for 3 LamportFastMutEx-COL-8-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 129 (type SKEL/SRCH) for 3 LamportFastMutEx-COL-8-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 66 (type SKEL/FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-06
lola: result : unknown
lola: fired transitions : 110055
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 101 (type SKEL/EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-08
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-69.sara.
lola: FINISHED task # 129 (type SKEL/SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-01
lola: result : false

lola: markings : 1713
lola: fired transitions : 5151
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 56 (type FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 69 (type EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-01 (obsolete)
lola: LAUNCH task # 82 (type SKEL/FNDP) for 12 LamportFastMutEx-COL-8-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 121 (type SKEL/EQUN) for 12 LamportFastMutEx-COL-8-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 152 (type SKEL/SRCH) for 12 LamportFastMutEx-COL-8-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 69 (type SKEL/EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-01
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 67 (type SKEL/EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-06
lola: result : false
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-121.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 152 (type SKEL/SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-04
lola: result : false
lola: markings : 22122
lola: fired transitions : 49334
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 82 (type FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 121 (type EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-04 (obsolete)
lola: LAUNCH task # 228 (type FNDP) for 27 LamportFastMutEx-COL-8-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 232 (type EQUN) for 27 LamportFastMutEx-COL-8-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 236 (type SRCH) for 27 LamportFastMutEx-COL-8-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 121 (type SKEL/EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-04
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 228 (type FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-09
lola: result : true
lola: fired transitions : 37
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 232 (type EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 236 (type SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-09 (obsolete)
lola: LAUNCH task # 170 (type FNDP) for 6 LamportFastMutEx-COL-8-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 171 (type EQUN) for 6 LamportFastMutEx-COL-8-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 196 (type SRCH) for 6 LamportFastMutEx-COL-8-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 82 (type SKEL/FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-04
lola: result : unknown
lola: fired transitions : 49737
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-171.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-232.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 196 (type SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-02
lola: result : true
lola: markings : 44200
lola: fired transitions : 66974
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 170 (type FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 171 (type EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-02 (obsolete)
lola: LAUNCH task # 173 (type FNDP) for 33 LamportFastMutEx-COL-8-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 174 (type EQUN) for 33 LamportFastMutEx-COL-8-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 180 (type SRCH) for 33 LamportFastMutEx-COL-8-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 171 (type EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-02
lola: result : unknown
lola: FINISHED task # 180 (type SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-11
lola: result : true
lola: markings : 10
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 173 (type FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 174 (type EQUN) for LamportFastMutEx-COL-8-ReachabilityCardinality-11 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 210 (type FNDP) for 39 LamportFastMutEx-COL-8-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 211 (type EQUN) for 39 LamportFastMutEx-COL-8-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 213 (type SRCH) for 39 LamportFastMutEx-COL-8-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 170 (type FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-02
lola: result : unknown
lola: fired transitions : 38110
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 173 (type FNDP) for LamportFastMutEx-COL-8-ReachabilityCardinality-11
lola: result : true
lola: fired transitions : 8
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-174.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-211.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 9 1 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 3 0 2 0 0 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
205 EF EXCL 4/1799 1/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 59261 m, 11852 m/sec, 69273 t fired, .
210 EF FNDP 3/719 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 152742 t fired, 1 attempts, .
211 EF STEQ 3/899 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.
213 EF SRCH 3/899 1/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 153000 m, 30600 m/sec, 199774 t fired, .

Time elapsed: 5 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
sara: warning, failure of lp_solve (at job 313)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 9 1 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 3 0 2 0 0 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
205 EF EXCL 9/1799 1/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 128658 m, 13879 m/sec, 155121 t fired, .
210 EF FNDP 8/716 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 449638 t fired, 1 attempts, .
211 EF STEQ 8/896 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.
213 EF SRCH 8/896 2/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 398907 m, 49181 m/sec, 498668 t fired, .

Time elapsed: 10 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 9 1 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 3 0 2 0 0 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
205 EF EXCL 14/1799 2/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 198167 m, 13901 m/sec, 243387 t fired, .
210 EF FNDP 13/711 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 747011 t fired, 1 attempts, .
211 EF STEQ 13/891 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.
213 EF SRCH 13/891 4/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 648644 m, 49947 m/sec, 803062 t fired, .

Time elapsed: 15 secs. Pages in use: 6
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 9 1 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 3 0 2 0 0 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
205 EF EXCL 19/1799 2/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 267646 m, 13895 m/sec, 332285 t fired, .
210 EF FNDP 18/706 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 1039951 t fired, 2 attempts, .
211 EF STEQ 18/886 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.
213 EF SRCH 18/886 5/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 897219 m, 49715 m/sec, 1104281 t fired, .

Time elapsed: 20 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 213 (type SRCH) for LamportFastMutEx-COL-8-ReachabilityCardinality-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 9 1 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
205 EF EXCL 24/1799 2/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 338706 m, 14212 m/sec, 428461 t fired, .
210 EF FNDP 23/701 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 1315554 t fired, 2 attempts, .
211 EF STEQ 23/881 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 25 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 51 (type SKEL/FNDP) for 9 LamportFastMutEx-COL-8-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 5/893 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 6267153 t fired, 7 attempts, .
205 EF EXCL 29/1799 3/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 411021 m, 14463 m/sec, 526438 t fired, .
210 EF FNDP 28/876 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 1545843 t fired, 2 attempts, .
211 EF STEQ 28/876 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 30 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 10/888 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 12061337 t fired, 13 attempts, .
205 EF EXCL 34/1799 3/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 484324 m, 14660 m/sec, 625479 t fired, .
210 EF FNDP 33/871 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 1767812 t fired, 2 attempts, .
211 EF STEQ 33/871 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 35 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 15/883 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 21678921 t fired, 22 attempts, .
205 EF EXCL 39/1799 4/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 552361 m, 13607 m/sec, 718068 t fired, .
210 EF FNDP 38/866 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 1988051 t fired, 2 attempts, .
211 EF STEQ 38/866 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 40 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 20/878 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 32042454 t fired, 33 attempts, .
205 EF EXCL 44/1799 4/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 620300 m, 13587 m/sec, 812315 t fired, .
210 EF FNDP 43/861 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 2207264 t fired, 3 attempts, .
211 EF STEQ 43/861 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 45 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 25/873 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 40587897 t fired, 41 attempts, .
205 EF EXCL 49/1799 4/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 691259 m, 14191 m/sec, 911088 t fired, .
210 EF FNDP 48/856 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 2427111 t fired, 3 attempts, .
211 EF STEQ 48/856 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 50 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 30/868 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 47437390 t fired, 48 attempts, .
205 EF EXCL 54/1799 5/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 759745 m, 13697 m/sec, 1003384 t fired, .
210 EF FNDP 53/851 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 2644260 t fired, 3 attempts, .
211 EF STEQ 53/851 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 55 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 35/863 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 54317433 t fired, 55 attempts, .
205 EF EXCL 59/1799 5/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 828680 m, 13787 m/sec, 1097243 t fired, .
210 EF FNDP 58/846 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 2853985 t fired, 3 attempts, .
211 EF STEQ 58/846 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 60 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 40/858 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 61138138 t fired, 62 attempts, .
205 EF EXCL 64/1799 6/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 897214 m, 13706 m/sec, 1191889 t fired, .
210 EF FNDP 63/841 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 3062368 t fired, 4 attempts, .
211 EF STEQ 63/841 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 65 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 45/853 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 67347577 t fired, 68 attempts, .
205 EF EXCL 69/1799 6/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 965255 m, 13608 m/sec, 1285163 t fired, .
210 EF FNDP 68/836 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 3266347 t fired, 4 attempts, .
211 EF STEQ 68/836 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 70 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 50/848 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 73571693 t fired, 74 attempts, .
205 EF EXCL 74/1799 6/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 1033831 m, 13715 m/sec, 1382339 t fired, .
210 EF FNDP 73/831 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 3476552 t fired, 4 attempts, .
211 EF STEQ 73/831 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 75 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 55/843 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 79991242 t fired, 80 attempts, .
205 EF EXCL 79/1799 7/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 1101965 m, 13626 m/sec, 1476592 t fired, .
210 EF FNDP 78/826 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 3686348 t fired, 4 attempts, .
211 EF STEQ 78/826 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 80 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 60/838 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 86519233 t fired, 87 attempts, .
205 EF EXCL 84/1799 7/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 1170442 m, 13695 m/sec, 1575100 t fired, .
210 EF FNDP 83/821 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 3902656 t fired, 4 attempts, .
211 EF STEQ 83/821 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 85 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 65/833 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 92945308 t fired, 93 attempts, .
205 EF EXCL 89/1799 8/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 1238376 m, 13586 m/sec, 1667999 t fired, .
210 EF FNDP 88/816 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 4116378 t fired, 5 attempts, .
211 EF STEQ 88/816 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 90 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 70/828 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 99149337 t fired, 100 attempts, .
205 EF EXCL 94/1799 8/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 1306195 m, 13563 m/sec, 1764352 t fired, .
210 EF FNDP 93/811 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 4328763 t fired, 5 attempts, .
211 EF STEQ 93/811 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 95 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 75/823 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 105759120 t fired, 106 attempts, .
205 EF EXCL 99/1799 8/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 1374542 m, 13669 m/sec, 1860364 t fired, .
210 EF FNDP 98/806 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 4537260 t fired, 5 attempts, .
211 EF STEQ 98/806 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 100 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 80/818 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 112859167 t fired, 113 attempts, .
205 EF EXCL 104/1799 9/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 1442538 m, 13599 m/sec, 1954778 t fired, .
210 EF FNDP 103/801 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 4745162 t fired, 5 attempts, .
211 EF STEQ 103/801 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 105 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 85/813 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 119392223 t fired, 120 attempts, .
205 EF EXCL 109/1799 9/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 1510347 m, 13561 m/sec, 2050267 t fired, .
210 EF FNDP 108/796 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 4943873 t fired, 5 attempts, .
211 EF STEQ 108/796 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 110 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 90/808 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 125656219 t fired, 126 attempts, .
205 EF EXCL 114/1799 9/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 1578278 m, 13586 m/sec, 2148184 t fired, .
210 EF FNDP 113/791 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 5145068 t fired, 6 attempts, .
211 EF STEQ 113/791 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 115 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 95/803 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 131743782 t fired, 132 attempts, .
205 EF EXCL 119/1799 10/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 1647256 m, 13795 m/sec, 2244871 t fired, .
210 EF FNDP 118/786 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 5353016 t fired, 6 attempts, .
211 EF STEQ 118/786 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 120 secs. Pages in use: 10
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 100/798 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 137804858 t fired, 138 attempts, .
205 EF EXCL 124/1799 10/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 1715624 m, 13673 m/sec, 2344055 t fired, .
210 EF FNDP 123/781 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 5565863 t fired, 6 attempts, .
211 EF STEQ 123/781 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 125 secs. Pages in use: 10
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 105/793 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 143472779 t fired, 144 attempts, .
205 EF EXCL 129/1799 11/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 1784087 m, 13692 m/sec, 2437717 t fired, .
210 EF FNDP 128/776 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 5778866 t fired, 6 attempts, .
211 EF STEQ 128/776 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 130 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 110/788 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 150350735 t fired, 151 attempts, .
205 EF EXCL 134/1799 11/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 1852635 m, 13709 m/sec, 2534196 t fired, .
210 EF FNDP 133/771 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 5983665 t fired, 6 attempts, .
211 EF STEQ 133/771 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 135 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 115/783 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 156662912 t fired, 157 attempts, .
205 EF EXCL 139/1799 11/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 1921292 m, 13731 m/sec, 2643236 t fired, .
210 EF FNDP 138/766 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 6189556 t fired, 7 attempts, .
211 EF STEQ 138/766 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 140 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 120/778 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 163578863 t fired, 164 attempts, .
205 EF EXCL 144/1799 12/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 1989333 m, 13608 m/sec, 2740772 t fired, .
210 EF FNDP 143/761 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 6395437 t fired, 7 attempts, .
211 EF STEQ 143/761 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 145 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 125/773 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 170571351 t fired, 171 attempts, .
205 EF EXCL 149/1799 12/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 2058017 m, 13736 m/sec, 2840871 t fired, .
210 EF FNDP 148/756 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 6601474 t fired, 7 attempts, .
211 EF STEQ 148/756 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 150 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 130/768 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 176907095 t fired, 177 attempts, .
205 EF EXCL 154/1799 12/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 2126058 m, 13608 m/sec, 2941072 t fired, .
210 EF FNDP 153/751 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 6805919 t fired, 7 attempts, .
211 EF STEQ 153/751 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 155 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 135/763 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 182982786 t fired, 183 attempts, .
205 EF EXCL 159/1799 13/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 2194470 m, 13682 m/sec, 3040050 t fired, .
210 EF FNDP 158/746 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 7009808 t fired, 8 attempts, .
211 EF STEQ 158/746 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 160 secs. Pages in use: 13
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 140/758 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 189813019 t fired, 190 attempts, .
205 EF EXCL 164/1799 13/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 2262436 m, 13593 m/sec, 3137810 t fired, .
210 EF FNDP 163/741 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 7208330 t fired, 8 attempts, .
211 EF STEQ 163/741 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 165 secs. Pages in use: 13
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 145/753 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 196430535 t fired, 197 attempts, .
205 EF EXCL 169/1799 14/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 2330886 m, 13690 m/sec, 3232808 t fired, .
210 EF FNDP 168/736 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 7415726 t fired, 8 attempts, .
211 EF STEQ 168/736 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 170 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 150/748 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 203449881 t fired, 204 attempts, .
205 EF EXCL 174/1799 14/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 2399016 m, 13626 m/sec, 3333863 t fired, .
210 EF FNDP 173/731 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 7621067 t fired, 8 attempts, .
211 EF STEQ 173/731 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 175 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 155/743 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 209782724 t fired, 210 attempts, .
205 EF EXCL 179/1799 14/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 2466586 m, 13514 m/sec, 3433759 t fired, .
210 EF FNDP 178/726 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 7828599 t fired, 8 attempts, .
211 EF STEQ 178/726 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 180 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 160/738 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 216062942 t fired, 217 attempts, .
205 EF EXCL 184/1799 15/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 2534741 m, 13631 m/sec, 3530348 t fired, .
210 EF FNDP 183/721 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 8029026 t fired, 9 attempts, .
211 EF STEQ 183/721 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 185 secs. Pages in use: 15
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 165/733 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 222429304 t fired, 223 attempts, .
205 EF EXCL 189/1799 15/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 2603278 m, 13707 m/sec, 3629790 t fired, .
210 EF FNDP 188/716 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 8234261 t fired, 9 attempts, .
211 EF STEQ 188/716 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 190 secs. Pages in use: 15
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 170/728 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 229382765 t fired, 230 attempts, .
205 EF EXCL 194/1799 15/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 2671376 m, 13619 m/sec, 3727202 t fired, .
210 EF FNDP 193/711 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 8436002 t fired, 9 attempts, .
211 EF STEQ 193/711 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 195 secs. Pages in use: 15
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 175/723 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 235812353 t fired, 236 attempts, .
205 EF EXCL 199/1799 16/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 2739734 m, 13671 m/sec, 3829410 t fired, .
210 EF FNDP 198/706 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 8643159 t fired, 9 attempts, .
211 EF STEQ 198/706 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 200 secs. Pages in use: 16
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 180/718 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 242026710 t fired, 243 attempts, .
205 EF EXCL 204/1799 16/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 2808046 m, 13662 m/sec, 3927785 t fired, .
210 EF FNDP 203/701 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 8846548 t fired, 9 attempts, .
211 EF STEQ 203/701 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 205 secs. Pages in use: 16
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 185/713 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 248932430 t fired, 249 attempts, .
205 EF EXCL 209/1799 17/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 2876472 m, 13685 m/sec, 4035993 t fired, .
210 EF FNDP 208/696 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 9050273 t fired, 10 attempts, .
211 EF STEQ 208/696 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 210 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 190/708 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 255138205 t fired, 256 attempts, .
205 EF EXCL 214/1799 17/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 2944964 m, 13698 m/sec, 4139485 t fired, .
210 EF FNDP 213/691 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 9248523 t fired, 10 attempts, .
211 EF STEQ 213/691 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 215 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 195/703 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 261981243 t fired, 262 attempts, .
205 EF EXCL 219/1799 17/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 3012953 m, 13597 m/sec, 4242105 t fired, .
210 EF FNDP 218/686 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 9450006 t fired, 10 attempts, .
211 EF STEQ 218/686 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 220 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 200/698 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 269013067 t fired, 270 attempts, .
205 EF EXCL 224/1799 18/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 3080902 m, 13589 m/sec, 4338253 t fired, .
210 EF FNDP 223/681 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 9650333 t fired, 10 attempts, .
211 EF STEQ 223/681 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 225 secs. Pages in use: 18
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 205/693 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 275040104 t fired, 276 attempts, .
205 EF EXCL 229/1799 18/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 3148729 m, 13565 m/sec, 4439981 t fired, .
210 EF FNDP 228/676 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 9856031 t fired, 10 attempts, .
211 EF STEQ 228/676 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 230 secs. Pages in use: 18
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 210/688 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 281746336 t fired, 282 attempts, .
205 EF EXCL 234/1799 19/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 3216872 m, 13628 m/sec, 4537212 t fired, .
210 EF FNDP 233/671 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 10058377 t fired, 11 attempts, .
211 EF STEQ 233/671 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 235 secs. Pages in use: 19
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 215/683 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 288422953 t fired, 289 attempts, .
205 EF EXCL 239/1799 19/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 3285210 m, 13667 m/sec, 4634636 t fired, .
210 EF FNDP 238/666 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 10259330 t fired, 11 attempts, .
211 EF STEQ 238/666 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 240 secs. Pages in use: 19
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 220/678 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 295005908 t fired, 296 attempts, .
205 EF EXCL 244/1799 19/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 3353042 m, 13566 m/sec, 4733146 t fired, .
210 EF FNDP 243/661 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 10456841 t fired, 11 attempts, .
211 EF STEQ 243/661 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 245 secs. Pages in use: 19
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 225/673 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 301092863 t fired, 302 attempts, .
205 EF EXCL 249/1799 20/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 3421417 m, 13675 m/sec, 4837201 t fired, .
210 EF FNDP 248/656 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 10662063 t fired, 11 attempts, .
211 EF STEQ 248/656 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 250 secs. Pages in use: 20
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 230/668 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 306832698 t fired, 307 attempts, .
205 EF EXCL 254/1799 20/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 3489769 m, 13670 m/sec, 4933605 t fired, .
210 EF FNDP 253/651 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 10868908 t fired, 11 attempts, .
211 EF STEQ 253/651 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 255 secs. Pages in use: 20
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 235/663 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 313068374 t fired, 314 attempts, .
205 EF EXCL 259/1799 20/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 3557896 m, 13625 m/sec, 5030248 t fired, .
210 EF FNDP 258/646 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 11072637 t fired, 12 attempts, .
211 EF STEQ 258/646 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 260 secs. Pages in use: 20
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 240/658 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 319981299 t fired, 320 attempts, .
205 EF EXCL 264/1799 21/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 3625754 m, 13571 m/sec, 5130636 t fired, .
210 EF FNDP 263/641 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 11274576 t fired, 12 attempts, .
211 EF STEQ 263/641 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 265 secs. Pages in use: 21
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 245/653 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 326203367 t fired, 327 attempts, .
205 EF EXCL 269/1799 21/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 3693872 m, 13623 m/sec, 5230021 t fired, .
210 EF FNDP 268/636 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 11472165 t fired, 12 attempts, .
211 EF STEQ 268/636 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 270 secs. Pages in use: 21
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 250/648 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 332994793 t fired, 333 attempts, .
205 EF EXCL 274/1799 22/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 3761836 m, 13592 m/sec, 5330111 t fired, .
210 EF FNDP 273/631 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 11670253 t fired, 12 attempts, .
211 EF STEQ 273/631 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 275 secs. Pages in use: 22
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 255/643 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 339719594 t fired, 340 attempts, .
205 EF EXCL 279/1799 22/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 3830200 m, 13672 m/sec, 5435376 t fired, .
210 EF FNDP 278/626 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 11869886 t fired, 12 attempts, .
211 EF STEQ 278/626 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 280 secs. Pages in use: 22
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 260/638 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 346592781 t fired, 347 attempts, .
205 EF EXCL 284/1799 22/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 3898070 m, 13574 m/sec, 5534013 t fired, .
210 EF FNDP 283/621 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 12069151 t fired, 13 attempts, .
211 EF STEQ 283/621 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 285 secs. Pages in use: 22
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 265/633 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 353400319 t fired, 354 attempts, .
205 EF EXCL 289/1799 23/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 3966100 m, 13606 m/sec, 5634274 t fired, .
210 EF FNDP 288/616 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 12266390 t fired, 13 attempts, .
211 EF STEQ 288/616 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 290 secs. Pages in use: 23
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 270/628 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 360270782 t fired, 361 attempts, .
205 EF EXCL 294/1799 23/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 4034123 m, 13604 m/sec, 5742294 t fired, .
210 EF FNDP 293/611 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 12464454 t fired, 13 attempts, .
211 EF STEQ 293/611 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 295 secs. Pages in use: 23
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 275/623 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 366675293 t fired, 367 attempts, .
205 EF EXCL 299/1799 23/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 4102121 m, 13599 m/sec, 5842127 t fired, .
210 EF FNDP 298/606 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 12665260 t fired, 13 attempts, .
211 EF STEQ 298/606 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 300 secs. Pages in use: 23
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 280/618 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 373559428 t fired, 374 attempts, .
205 EF EXCL 304/1799 24/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 4170093 m, 13594 m/sec, 5939389 t fired, .
210 EF FNDP 303/601 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 12867677 t fired, 13 attempts, .
211 EF STEQ 303/601 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 305 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 285/613 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 379936890 t fired, 380 attempts, .
205 EF EXCL 309/1799 24/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 4238044 m, 13590 m/sec, 6043130 t fired, .
210 EF FNDP 308/596 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 13066265 t fired, 14 attempts, .
211 EF STEQ 308/596 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 310 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 290/608 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 386984408 t fired, 387 attempts, .
205 EF EXCL 314/1799 25/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 4306017 m, 13594 m/sec, 6141993 t fired, .
210 EF FNDP 313/591 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 13266168 t fired, 14 attempts, .
211 EF STEQ 313/591 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 315 secs. Pages in use: 25
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 295/603 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 393544561 t fired, 394 attempts, .
205 EF EXCL 319/1799 25/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 4374081 m, 13612 m/sec, 6242259 t fired, .
210 EF FNDP 318/586 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 13465122 t fired, 14 attempts, .
211 EF STEQ 318/586 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 320 secs. Pages in use: 25
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 300/598 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 399849584 t fired, 400 attempts, .
205 EF EXCL 324/1799 25/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 4441985 m, 13580 m/sec, 6342983 t fired, .
210 EF FNDP 323/581 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 13662764 t fired, 14 attempts, .
211 EF STEQ 323/581 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 325 secs. Pages in use: 25
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 305/593 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 405854543 t fired, 406 attempts, .
205 EF EXCL 329/1799 26/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 4509558 m, 13514 m/sec, 6440627 t fired, .
210 EF FNDP 328/576 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 13868084 t fired, 14 attempts, .
211 EF STEQ 328/576 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 330 secs. Pages in use: 26
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 310/588 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 412450884 t fired, 413 attempts, .
205 EF EXCL 334/1799 26/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 4574721 m, 13032 m/sec, 6534854 t fired, .
210 EF FNDP 333/571 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 14054333 t fired, 15 attempts, .
211 EF STEQ 333/571 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 335 secs. Pages in use: 26
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 315/583 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 418451434 t fired, 419 attempts, .
205 EF EXCL 339/1799 26/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 4598827 m, 4821 m/sec, 6570076 t fired, .
210 EF FNDP 338/566 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 14298049 t fired, 15 attempts, .
211 EF STEQ 338/566 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 340 secs. Pages in use: 26
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 320/578 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 424676697 t fired, 425 attempts, .
205 EF EXCL 344/1799 27/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 4663633 m, 12961 m/sec, 6666567 t fired, .
210 EF FNDP 343/561 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 14481883 t fired, 15 attempts, .
211 EF STEQ 343/561 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 345 secs. Pages in use: 27
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 325/573 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 432365036 t fired, 433 attempts, .
205 EF EXCL 349/1799 27/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 4710886 m, 9450 m/sec, 6739813 t fired, .
210 EF FNDP 348/556 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 14705801 t fired, 15 attempts, .
211 EF STEQ 348/556 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 350 secs. Pages in use: 27
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 331/568 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 441093251 t fired, 442 attempts, .
205 EF EXCL 355/1799 27/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 4769844 m, 11791 m/sec, 6827123 t fired, .
210 EF FNDP 354/551 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 14954589 t fired, 15 attempts, .
211 EF STEQ 354/551 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 356 secs. Pages in use: 27
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 336/562 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 447494042 t fired, 448 attempts, .
205 EF EXCL 360/1799 27/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 4824367 m, 10904 m/sec, 6908927 t fired, .
210 EF FNDP 359/545 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 15151754 t fired, 16 attempts, .
211 EF STEQ 359/545 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 361 secs. Pages in use: 27
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 341/557 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 453344746 t fired, 454 attempts, .
205 EF EXCL 365/1799 28/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 4889278 m, 12982 m/sec, 7003282 t fired, .
210 EF FNDP 364/540 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 15330092 t fired, 16 attempts, .
211 EF STEQ 364/540 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 366 secs. Pages in use: 28
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 346/552 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 461186707 t fired, 462 attempts, .
205 EF EXCL 370/1799 28/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 4950092 m, 12162 m/sec, 7093629 t fired, .
210 EF FNDP 369/535 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 15546764 t fired, 16 attempts, .
211 EF STEQ 369/535 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 371 secs. Pages in use: 28
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 351/547 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 467050610 t fired, 468 attempts, .
205 EF EXCL 375/1799 28/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 5016328 m, 13247 m/sec, 7198190 t fired, .
210 EF FNDP 374/530 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 15726584 t fired, 16 attempts, .
211 EF STEQ 374/530 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 376 secs. Pages in use: 28
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 356/542 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 474769816 t fired, 475 attempts, .
205 EF EXCL 380/1799 29/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 5076178 m, 11970 m/sec, 7285829 t fired, .
210 EF FNDP 379/525 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 15947953 t fired, 16 attempts, .
211 EF STEQ 379/525 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 381 secs. Pages in use: 29
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 361/537 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 480795578 t fired, 481 attempts, .
205 EF EXCL 385/1799 29/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 5143743 m, 13513 m/sec, 7387876 t fired, .
210 EF FNDP 384/520 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 16139023 t fired, 17 attempts, .
211 EF STEQ 384/520 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 386 secs. Pages in use: 29
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 366/532 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 486968928 t fired, 487 attempts, .
205 EF EXCL 390/1799 29/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 5193702 m, 9991 m/sec, 7462425 t fired, .
210 EF FNDP 389/515 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 16373659 t fired, 17 attempts, .
211 EF STEQ 389/515 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 391 secs. Pages in use: 29
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 371/527 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 494004953 t fired, 495 attempts, .
205 EF EXCL 395/1799 30/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 5252894 m, 11838 m/sec, 7554836 t fired, .
210 EF FNDP 394/510 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 16584483 t fired, 17 attempts, .
211 EF STEQ 394/510 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 396 secs. Pages in use: 30
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 376/522 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 499392282 t fired, 500 attempts, .
205 EF EXCL 400/1799 30/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 5311563 m, 11733 m/sec, 7652181 t fired, .
210 EF FNDP 399/505 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 16798292 t fired, 17 attempts, .
211 EF STEQ 399/505 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 401 secs. Pages in use: 30
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 381/517 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 505571784 t fired, 506 attempts, .
205 EF EXCL 405/1799 30/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 5370604 m, 11808 m/sec, 7740870 t fired, .
210 EF FNDP 404/500 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 16983184 t fired, 17 attempts, .
211 EF STEQ 404/500 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 406 secs. Pages in use: 30
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 386/512 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 511978878 t fired, 512 attempts, .
205 EF EXCL 410/1799 31/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 5433963 m, 12671 m/sec, 7835804 t fired, .
210 EF FNDP 409/495 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 17169479 t fired, 18 attempts, .
211 EF STEQ 409/495 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 411 secs. Pages in use: 31
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 391/507 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 518537758 t fired, 519 attempts, .
205 EF EXCL 415/1799 31/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 5491275 m, 11462 m/sec, 7920163 t fired, .
210 EF FNDP 414/490 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 17365689 t fired, 18 attempts, .
211 EF STEQ 414/490 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 416 secs. Pages in use: 31
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 396/502 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 524917714 t fired, 525 attempts, .
205 EF EXCL 420/1799 31/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 5555158 m, 12776 m/sec, 8016411 t fired, .
210 EF FNDP 419/485 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 17549545 t fired, 18 attempts, .
211 EF STEQ 419/485 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 421 secs. Pages in use: 31
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 401/497 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 531346485 t fired, 532 attempts, .
205 EF EXCL 425/1799 32/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 5607656 m, 10499 m/sec, 8092404 t fired, .
210 EF FNDP 424/480 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 17768863 t fired, 18 attempts, .
211 EF STEQ 424/480 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 426 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 406/492 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 540004606 t fired, 541 attempts, .
205 EF EXCL 430/1799 32/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 5660595 m, 10587 m/sec, 8169416 t fired, .
210 EF FNDP 429/475 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 17994139 t fired, 18 attempts, .
211 EF STEQ 429/475 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 431 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 411/487 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 545368231 t fired, 546 attempts, .
205 EF EXCL 435/1799 32/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 5709736 m, 9828 m/sec, 8241385 t fired, .
210 EF FNDP 434/470 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 18180615 t fired, 19 attempts, .
211 EF STEQ 434/470 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 436 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 419/482 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 545781567 t fired, 546 attempts, .
205 EF EXCL 443/1799 32/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 5710193 m, 91 m/sec, 8242096 t fired, .
210 EF FNDP 442/465 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 18191900 t fired, 19 attempts, .
211 EF STEQ 442/465 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 444 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-8-ReachabilityCardinality-00: AG true skeleton: state equation
LamportFastMutEx-COL-8-ReachabilityCardinality-01: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-02: AG false tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-05: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-07: AG false tandem / relaxed
LamportFastMutEx-COL-8-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-09: AG false findpath
LamportFastMutEx-COL-8-ReachabilityCardinality-10: AG true preprocessing
LamportFastMutEx-COL-8-ReachabilityCardinality-11: EF true tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-8-ReachabilityCardinality-15: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-8-ReachabilityCardinality-03: EF 0 8 2 0 0 0 0 0
LamportFastMutEx-COL-8-ReachabilityCardinality-13: AG 0 2 2 0 2 0 1 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 426/474 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-03 546817217 t fired, 547 attempts, .
205 EF EXCL 450/1799 32/32 LamportFastMutEx-COL-8-ReachabilityCardinality-03 5716574 m, 1276 m/sec, 8251222 t fired, .
210 EF FNDP 449/457 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 18214863 t fired, 19 attempts, .
211 EF STEQ 449/457 0/5 LamportFastMutEx-COL-8-ReachabilityCardinality-13 sara is running.

Time elapsed: 451 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 510 Killed lola --conf=$BIN_DIR/configfiles/reachabilitycardinalityconf --formula=$DIR/ReachabilityCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
sara: warning: empty constraint in comparison
sara: warning: empty constraint in comparison
sara: warning: empty constraint in comparison
sara: warning: empty constraint in comparison

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-COL-8"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is LamportFastMutEx-COL-8, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416000390"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-COL-8.tgz
mv LamportFastMutEx-COL-8 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;