MCC'2023- Execution of r231-tall-167856416000382

About the Execution of LoLa+red for LamportFastMutEx-COL-7

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16221.707	637478.00	9101972.00	52718.00	FFFFTTTTFTFFFTTF	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856
Waiting for the VM to be ready (probing ssh)
..................................................
============================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is LamportFastMutEx-COL-7, examination
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416000382
==================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 552K
-rw-r--r-- 1 mcc users 9.5K Feb 25 13:43
-rw-r--r-- 1 mcc users 105K Feb 25 13:43
-rw-r--r-- 1 mcc users 5.8K Feb 25 13:41
-rw-r--r-- 1 mcc users 45K Feb 25 13:41
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40
-rw-r--r-- 1 mcc users 4.1K Feb 25 16:20
-rw-r--r-- 1 mcc users 29K Feb 25 16:20
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:20
-rw-r--r-- 1 mcc users 17K Feb 25 16:20
-rw-r--r-- 1 mcc users 13K Feb 25 13:49
-rw-r--r-- 1 mcc users 121K Feb 25 13:49
-rw-r--r-- 1 mcc users 11K Feb 25 13:47
-rw-r--r-- 1 mcc users 79K Feb 25 13:47
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:20
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:20
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 2 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 43K Mar 5 18:22

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result
FORMULA_NAME LamportFastMutEx-COL-7-ReachabilityCa
FORMULA_NAME LamportFastMutEx-COL-7-ReachabilityCa
FORMULA_NAME LamportFastMutEx-COL-7-ReachabilityCa
FORMULA_NAME LamportFastMutEx-COL-7-ReachabilityCa
FORMULA_NAME LamportFastMutEx-COL-7-ReachabilityCa
FORMULA_NAME LamportFastMutEx-COL-7-ReachabilityCa
FORMULA_NAME LamportFastMutEx-COL-7-ReachabilityCa
FORMULA_NAME LamportFastMutEx-COL-7-ReachabilityCa
FORMULA_NAME LamportFastMutEx-COL-7-ReachabilityCa
FORMULA_NAME LamportFastMutEx-COL-7-ReachabilityCa
FORMULA_NAME LamportFastMutEx-COL-7-ReachabilityCa
FORMULA_NAME LamportFastMutEx-COL-7-ReachabilityCa
FORMULA_NAME LamportFastMutEx-COL-7-ReachabilityCa
FORMULA_NAME LamportFastMutEx-COL-7-ReachabilityCa
FORMULA_NAME LamportFastMutEx-COL-7-ReachabilityCa
FORMULA_NAME LamportFastMutEx-COL-7-ReachabilityCa

=== Now, execution of the tool begins

BK_START 1679449009939

bash -c /home/mcc/BenchKit/BenchKit_head.sh
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LamportFastMutEx-COL-7
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 01:36:51] [INFO ] Running its-tools
[2023-03-22 01:36:51] [INFO ] Parsing pnml
[2023-03-22 01:36:51] [INFO ] Detected
log4j:WARN No appenders could be found for
log4j:WARN Please initialize the log4j system
log4j:WARN See http://logging.apache.org/log4j/1.2
[2023-03-22 01:36:51] [WARNING] Using fallBack
[2023-03-22 01:36:52] [INFO ] Load time
[2023-03-22 01:36:52] [INFO ] Imported
Parsed 16 properties from file /home/mcc/execution
Working with output stream class java.io.PrintStre
[2023-03-22 01:36:52] [INFO ] Built PT
[2023-03-22 01:36:52] [INFO ] Skeletonized
Remains 16 properties that can be checked
Reduce places removed 3 places and 0 transitions.
Computed a total of 0 stabilizing places
[2023-03-22 01:36:52] [INFO ] Flatten gal
[2023-03-22 01:36:52] [INFO ] Flatten gal
FORMULA LamportFastMutEx-COL-7-ReachabilityCardinality-00
FORMULA LamportFastMutEx-COL-7-Reachability
Domain [pid(8), pid(8)] of place P_wait
Symmetric sort wr.t. initial and guards and
Arc [3:1*[$i, 1]] contains constants of sort
Transition T_setbi_2 : constants on arcs
[2023-03-22 01:36:52] [INFO ] Unfolded
[2023-03-22 01:36:52] [INFO ] Unfolded
Deduced a syphon composed of 45 places in 2 ms
Reduce places removed 45 places and 74 transitions.
Incomplete random walk after 10000 steps,
FORMULA LamportFastMutEx-COL-7-ReachabilityCardinality-15
FORMULA LamportFastMutEx-COL-7-Reachability
FORMULA LamportFastMutEx-COL-7-Reachability
FORMULA LamportFastMutEx-COL-7-Reachability
Incomplete Best-First random walk after 10001
Incomplete Best-First random walk after 10001
Incomplete Best-First random walk after 10001
Incomplete Best-First random walk after 10001
Incomplete Best-First random walk after 10001
Incomplete Best-First random walk after 10001
Incomplete Best-First random walk after 10001
Incomplete Best-First random walk after 10000
Incomplete Best-First random walk after 10001
Incomplete Best-First random walk after 10001
Running SMT prover for 10 properties.
[2023-03-22 01:36:53] [INFO ] Flow matrix
// Phase 1: matrix 336 rows 219 cols
[2023-03-22 01:36:53] [INFO ] Computed
[2023-03-22 01:36:54] [INFO ] [Real]Absence check using
[2023-03-22 01:36:54] [INFO ] After 270ms
[2023-03-22 01:36:54] [INFO ] [Nat]Absence check using
[2023-03-22 01:36:54] [INFO ] After 94ms
[2023-03-22 01:36:54] [INFO ] State equation
[2023-03-22 01:36:54] [INFO ] After 28ms
[2023-03-22 01:36:54] [INFO ] Deduced a
[2023-03-22 01:36:54] [INFO ] Deduced a
[2023-03-22 01:36:54] [INFO ] Deduced a
[2023-03-22 01:36:54] [INFO ] Deduced a
[2023-03-22 01:36:54] [INFO ] Deduced a
[2023-03-22 01:36:54] [INFO ] Deduced a
[2023-03-22 01:36:54] [INFO ] Deduced a
[2023-03-22 01:36:55] [INFO ] Deduced a
[2023-03-22 01:36:55] [INFO ] Deduced a
[2023-03-22 01:36:55] [INFO ] Trap strengthening
[2023-03-22 01:36:55] [INFO ] After 809ms
[2023-03-22 01:36:55] [INFO ] After 1049ms
FORMULA LamportFastMutEx-COL-7-ReachabilityCardinality-14
FORMULA LamportFastMutEx-COL-7-Reachability
FORMULA LamportFastMutEx-COL-7-Reachability
FORMULA LamportFastMutEx-COL-7-Reachability
FORMULA LamportFastMutEx-COL-7-Reachability
FORMULA LamportFastMutEx-COL-7-Reachability
FORMULA LamportFastMutEx-COL-7-Reachability
FORMULA LamportFastMutEx-COL-7-Reachability
FORMULA LamportFastMutEx-COL-7-Reachability
FORMULA LamportFastMutEx-COL-7-Reachability
Fused 10 Parikh solutions to 0 different
Parikh walk visited 0 properties in 0 ms.
All properties solved without resorting to
Total runtime 3743 ms.
starting LoLA
BK_INPUT LamportFastMutEx-COL-7
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA LamportFastMutEx-COL-7-ReachabilityCardinality-06

FORMULA LamportFastMutEx-COL-7-ReachabilityCardinality-02

FORMULA LamportFastMutEx-COL-7-ReachabilityCardinality-00

FORMULA LamportFastMutEx-COL-7-ReachabilityCardinality-13

FORMULA LamportFastMutEx-COL-7-ReachabilityCardinality-10

FORMULA LamportFastMutEx-COL-7-ReachabilityCardinality-04

FORMULA LamportFastMutEx-COL-7-ReachabilityCardinality-12

FORMULA LamportFastMutEx-COL-7-ReachabilityCardinality-07

FORMULA LamportFastMutEx-COL-7-ReachabilityCardinality-14

FORMULA LamportFastMutEx-COL-7-ReachabilityCardinality-01

FORMULA LamportFastMutEx-COL-7-ReachabilityCardinality-11

FORMULA LamportFastMutEx-COL-7-ReachabilityCardinality-15

FORMULA LamportFastMutEx-COL-7-ReachabilityCardinality-08

FORMULA LamportFastMutEx-COL-7-ReachabilityCardinality-09

FORMULA LamportFastMutEx-COL-7-ReachabilityCardinality-05

BK_STOP 1679449647417
TIME LIMIT: Killed by timeout after 3600
MemTotal: 16393216 kB
MemFree: 161960 kB
After kill :
MemTotal: 16393216 kB
MemFree: 157936 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/py
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstoo
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pyli
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../.
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../it
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.
lola: Reading HL formula in XML format
lola: reading formula from /home/mcc/execution/R
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: LAUNCH task # 54 (type SKEL/FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: TR BINDINGS
lola: LAUNCH task # 55 (type SKEL/EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: LAUNCH task # 57 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: TR BINDINGS DONE
lola: Places: 264, Transitions: 536
lola: FINISHED task # 57 (type SKEL/SRCH)
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 54 (type FNDP) for
lola: CANCELED task # 55 (type EQUN) for
lola: CANCELED task # 58 (type SRCH) for
lola: LAUNCH task # 81 (type SKEL/FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type SKEL/EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: LAUNCH task # 84 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 85 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: @ trans T-setbi_24
lola: @ trans T-yne0_4
lola: @ trans T-fordo_12
lola: @ trans T-xeqi_10
lola: @ trans T-sety_9
lola: @ trans T-setbi_2
lola: @ trans T-awaity
lola: @ trans T-setbi_11
lola: @ trans T-ynei_15
lola: @ trans T-forod_13
lola: @ trans T-setbi_5
lola: @ trans T-xnei_10
lola: @ trans T-await_13
sara: try reading problem file /home/mcc/execution
sara: try reading problem file /home/mcc/execution
lola: @ trans T-yeq0_4
lola: @ trans T-yeqi_15
lola: @ trans T-sety0_23
lola: @ trans T-setx_3

lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: FINISHED task # 82 (type SKEL/EQUN)
lola: result : false
lola: CANCELED task # 81 (type FNDP) for
lola: CANCELED task # 84 (type SRCH) for
lola: CANCELED task # 85 (type SRCH) for

lola: LAUNCH task # 106 (type SKEL/FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 120 (type SKEL/EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 136 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 137 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 81 (type SKEL/FNDP)
lola: result : unknown
lola: fired transitions : 15201
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 136 (type SKEL/SRCH)
lola: result : true
lola: markings : 34
lola: fired transitions : 35
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 106 (type FNDP) for
lola: CANCELED task # 120 (type EQUN) for
lola: CANCELED task # 137 (type SRCH) for
lola: LAUNCH task # 50 (type SKEL/FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type SKEL/EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 115 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 116 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 106 (type SKEL/FNDP)
lola: result : true
lola: fired transitions : 35
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 55 (type SKEL/EQUN)
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: LAUNCH INITIAL
lola: LAUNCH task # 1 (type CNST) for 0
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 1 (type CNST) for
lola: result : false
lola: Rule S: 74 transitions removed,45
sara: try reading problem file /home/mcc/execution
lola: planning for LamportFastMutEx-COL-7-Reacha

lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: FINISHED task # 51 (type SKEL/EQUN)
lola: result : false
lola: CANCELED task # 50 (type FNDP) for
lola: CANCELED task # 115 (type SRCH) for
lola: CANCELED task # 116 (type SRCH) for
lola: LAUNCH task # 73 (type SKEL/FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 108 (type SKEL/EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 132 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 133 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: FINISHED task # 50 (type SKEL/FNDP)
lola: result : unknown
lola: fired transitions : 368094
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
sara: try reading problem file /home/mcc/execution
lola: FINISHED task # 133 (type SKEL/SRCH)
lola: result : false
lola: markings : 284
lola: fired transitions : 473
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 73 (type FNDP) for
lola: CANCELED task # 108 (type EQUN) for
lola: CANCELED task # 132 (type SRCH) for
lola: LAUNCH task # 99 (type SKEL/FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 100 (type SKEL/EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 102 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 103 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 73 (type SKEL/FNDP)
lola: result : unknown
lola: fired transitions : 690
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:
sara: try reading problem file /home/mcc/execution
sara: place or transition ordering is non-determin

lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: FINISHED task # 99 (type SKEL/FNDP)
lola: result : true
lola: fired transitions : 27
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: planning for LamportFastMutEx-COL-7-Reac
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 100 (type EQUN) for
lola: CANCELED task # 102 (type SRCH) for
lola: CANCELED task # 103 (type SRCH) for
lola: LAUNCH task # 74 (type SKEL/FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 93 (type SKEL/EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 95 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 96 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 102 (type SKEL/SRCH)
lola: result : true
lola: markings : 29
lola: fired transitions : 28
lola: time used : 1.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: FINISHED task # 108 (type SKEL/EQUN)
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: FINISHED task # 96 (type SKEL/SRCH)
lola: result : false
lola: markings : 1903
lola: fired transitions : 2977
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: CANCELED task # 74 (type FNDP) for
lola: CANCELED task # 93 (type EQUN) for
lola: CANCELED task # 95 (type SRCH) for
lola: rewrite Frontend/Parser/formula_rewrite.k:
sara: try reading problem file /home/mcc/execution
lola: LAUNCH task # 191 (type EXCL) for
lola: time limit : 719 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 163 (type SKEL/FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 164 (type SKEL/EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 166 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: FINISHED task # 103 (type SKEL/SRCH)
lola: result : true
lola: markings : 67
lola: fired transitions : 73
lola: time used : 1.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: FINISHED task # 74 (type SKEL/FNDP)
lola: result : unknown
lola: fired transitions : 10717
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:

lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: FINISHED task # 166 (type SKEL/SRCH)
lola: result : true
lola: markings : 54
lola: fired transitions : 55
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 163 (type FNDP) for
lola: CANCELED task # 164 (type EQUN) for
sara: try reading problem file /home/mcc/execution
lola: LAUNCH task # 155 (type SKEL/FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 156 (type SKEL/EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:
sara: place or transition ordering is non-determin
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: LAUNCH task # 158 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages

lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: FINISHED task # 100 (type SKEL/EQUN)
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: FINISHED task # 163 (type SKEL/FNDP)
lola: result : true
lola: fired transitions : 98
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
sara: try reading problem file /home/mcc/execution
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:

lola: FINISHED task # 93 (type SKEL/EQUN)
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
sara: try reading problem file /home/mcc/execution

lola: FINISHED task # 164 (type SKEL/EQUN)
lola: result : true
lola: FINISHED task # 156 (type SKEL/EQUN)
lola: result : false
lola: CANCELED task # 155 (type FNDP) for
lola: CANCELED task # 158 (type SRCH) for
lola: LAUNCH task # 199 (type FNDP) for
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 212 (type EQUN) for
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 231 (type SRCH) for
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 155 (type SKEL/FNDP)
lola: result : unknown
lola: fired transitions : 24350
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
sara: try reading problem file /home/mcc/execution
sara: place or transition ordering is non-determin

lola: FINISHED task # 212 (type EQUN) for
lola: result : false
lola: CANCELED task # 199 (type FNDP) for
lola: CANCELED task # 231 (type SRCH) for
lola: LAUNCH task # 87 (type SKEL/FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 88 (type SKEL/EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 149 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 199 (type FNDP) for
lola: result : unknown
lola: fired transitions : 18825
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 149 (type SKEL/SRCH)
lola: result : false
lola: markings : 659
lola: fired transitions : 1469
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 87 (type FNDP) for
lola: CANCELED task # 88 (type EQUN) for
lola: LAUNCH task # 122 (type SKEL/FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 130 (type SKEL/EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: LAUNCH task # 144 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: FINISHED task # 87 (type SKEL/FNDP)
lola: result : unknown
lola: fired transitions : 5649
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: FINISHED task # 144 (type SKEL/SRCH)
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 122 (type FNDP) for
lola: CANCELED task # 130 (type EQUN) for
lola: LAUNCH task # 80 (type SKEL/FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 91 (type SKEL/EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 126 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution

sara: try reading problem file /home/mcc/execution
sara: place or transition ordering is non-determin

lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: FINISHED task # 122 (type SKEL/FNDP)
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 126 (type SKEL/SRCH)
lola: result : false
lola: markings : 5905
lola: fired transitions : 12675
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 130 (type SKEL/EQUN)
lola: result : true
lola: CANCELED task # 80 (type FNDP) for
lola: CANCELED task # 91 (type EQUN) for
lola: LAUNCH task # 105 (type SKEL/FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 118 (type SKEL/EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 134 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 80 (type SKEL/FNDP)
lola: result : unknown
lola: fired transitions : 5644
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 91 (type SKEL/EQUN)
lola: result : unknown
lola: FINISHED task # 105 (type SKEL/FNDP)
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 118 (type EQUN) for
lola: CANCELED task # 134 (type SRCH) for
lola: LAUNCH task # 176 (type FNDP) for
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 178 (type EQUN) for
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 184 (type SRCH) for
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: FINISHED task # 184 (type SRCH) for
lola: result : true
lola: markings : 32
lola: fired transitions : 31
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 176 (type FNDP) for
lola: CANCELED task # 178 (type EQUN) for
lola: LAUNCH task # 202 (type FNDP) for
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 203 (type EQUN) for
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 205 (type SRCH) for
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 176 (type FNDP) for
lola: result : true
lola: fired transitions : 30
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution
sara: place or transition ordering is non-determin

lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: FINISHED task # 88 (type SKEL/EQUN)
lola: result : false
lola: FINISHED task # 205 (type SRCH) for
lola: result : true
lola: markings : 30
lola: fired transitions : 29
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 202 (type FNDP) for
lola: CANCELED task # 203 (type EQUN) for
lola: LAUNCH task # 227 (type FNDP) for
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 233 (type EQUN) for
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 244 (type SRCH) for
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: FINISHED task # 118 (type SKEL/EQUN)
lola: result : true
lola: FINISHED task # 244 (type SRCH) for
lola: result : true
lola: markings : 8
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 227 (type FNDP) for
lola: CANCELED task # 233 (type EQUN) for
lola: LAUNCH task # 180 (type FNDP) for
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 183 (type EQUN) for
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 200 (type FNDP) for
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: FINISHED task # 227 (type FNDP) for
lola: result : true
lola: fired transitions : 6
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 202 (type FNDP) for
lola: result : true
lola: fired transitions : 28
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution
lola: FINISHED task # 200 (type FNDP) for
lola: result : true
lola: fired transitions : 6
sara: lola: try reading problem file /home/mcc/exe
tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution
lola: LAUNCH task # 90 (type SKEL/FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution
sara: place or transition ordering is non-determin
sara: place or transition ordering is non-determin
sara: place or transition ordering is non-determin

lola: FINISHED task # 233 (type EQUN) for
lola: result : true
sara: place or transition ordering is non-determin

lola: FINISHED task # 120 (type SKEL/EQUN)
lola: result : true
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 4/718 0/5
180 EF FNDP 4/898 0/5
183 EF STEQ 4/898 0/5
191 EF EXCL 4/1799 1/32

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 9/715 0/5
180 EF FNDP 9/895 0/5
183 EF STEQ 9/895 0/5
191 EF EXCL 9/1799 2/32

Time elapsed: 10 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 14/710 0/5
180 EF FNDP 14/890 0/5
183 EF STEQ 14/890 0/5
191 EF EXCL 14/1799 2/32

Time elapsed: 15 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 19/705 0/5
180 EF FNDP 19/885 0/5
183 EF STEQ 19/885 0/5
191 EF EXCL 19/1799 3/32

Time elapsed: 20 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
sara: warning, failure of lp_solve (at job 2650)
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 24/700 0/5
180 EF FNDP 24/880 0/5
183 EF STEQ 24/880 0/5
191 EF EXCL 24/1799 4/32

Time elapsed: 25 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 29/695 0/5
180 EF FNDP 29/875 0/5
183 EF STEQ 29/875 0/5
191 EF EXCL 29/1799 4/32

Time elapsed: 30 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 34/690 0/5
180 EF FNDP 34/870 0/5
183 EF STEQ 34/870 0/5
191 EF EXCL 34/1799 5/32

Time elapsed: 35 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 39/685 0/5
180 EF FNDP 39/865 0/5
183 EF STEQ 39/865 0/5
191 EF EXCL 39/1799 6/32

Time elapsed: 40 secs. Pages in use: 6
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 44/680 0/5
180 EF FNDP 44/860 0/5
183 EF STEQ 44/860 0/5
191 EF EXCL 44/1799 6/32

Time elapsed: 45 secs. Pages in use: 6
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 49/675 0/5
180 EF FNDP 49/855 0/5
183 EF STEQ 49/855 0/5
191 EF EXCL 49/1799 7/32

Time elapsed: 50 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 54/670 0/5
180 EF FNDP 54/850 0/5
183 EF STEQ 54/850 0/5
191 EF EXCL 54/1799 8/32

Time elapsed: 55 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 59/665 0/5
180 EF FNDP 59/845 0/5
183 EF STEQ 59/845 0/5
191 EF EXCL 59/1799 8/32

Time elapsed: 60 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 64/660 0/5
180 EF FNDP 64/840 0/5
183 EF STEQ 64/840 0/5
191 EF EXCL 64/1799 9/32

Time elapsed: 65 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 69/655 0/5
180 EF FNDP 69/835 0/5
183 EF STEQ 69/835 0/5
191 EF EXCL 69/1799 10/32

Time elapsed: 70 secs. Pages in use: 10
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 74/650 0/5
180 EF FNDP 74/830 0/5
183 EF STEQ 74/830 0/5
191 EF EXCL 74/1799 10/32

Time elapsed: 75 secs. Pages in use: 10
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 79/645 0/5
180 EF FNDP 79/825 0/5
183 EF STEQ 79/825 0/5
191 EF EXCL 79/1799 11/32

Time elapsed: 80 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 84/640 0/5
180 EF FNDP 84/820 0/5
183 EF STEQ 84/820 0/5
191 EF EXCL 84/1799 11/32

Time elapsed: 85 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 89/635 0/5
180 EF FNDP 89/815 0/5
183 EF STEQ 89/815 0/5
191 EF EXCL 89/1799 12/32

Time elapsed: 90 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 94/630 0/5
180 EF FNDP 94/810 0/5
183 EF STEQ 94/810 0/5
191 EF EXCL 94/1799 13/32

Time elapsed: 95 secs. Pages in use: 13
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 99/625 0/5
180 EF FNDP 99/805 0/5
183 EF STEQ 99/805 0/5
191 EF EXCL 99/1799 13/32

Time elapsed: 100 secs. Pages in use: 13
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 104/620 0/5
180 EF FNDP 104/800 0/5
183 EF STEQ 104/800 0/5
191 EF EXCL 104/1799 14/32

Time elapsed: 105 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 109/615 0/5
180 EF FNDP 109/795 0/5
183 EF STEQ 109/795 0/5
191 EF EXCL 109/1799 15/32

Time elapsed: 110 secs. Pages in use: 15
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 114/610 0/5
180 EF FNDP 114/790 0/5
183 EF STEQ 114/790 0/5
191 EF EXCL 114/1799 15/32

Time elapsed: 115 secs. Pages in use: 15
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 119/605 0/5
180 EF FNDP 119/785 0/5
183 EF STEQ 119/785 0/5
191 EF EXCL 119/1799 16/32

Time elapsed: 120 secs. Pages in use: 16
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 124/600 0/5
180 EF FNDP 124/780 0/5
183 EF STEQ 124/780 0/5
191 EF EXCL 124/1799 16/32

Time elapsed: 125 secs. Pages in use: 16
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 129/595 0/5
180 EF FNDP 129/775 0/5
183 EF STEQ 129/775 0/5
191 EF EXCL 129/1799 17/32

Time elapsed: 130 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 134/590 0/5
180 EF FNDP 134/770 0/5
183 EF STEQ 134/770 0/5
191 EF EXCL 134/1799 18/32

Time elapsed: 135 secs. Pages in use: 18
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 139/585 0/5
180 EF FNDP 139/765 0/5
183 EF STEQ 139/765 0/5
191 EF EXCL 139/1799 18/32

Time elapsed: 140 secs. Pages in use: 18
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 144/580 0/5
180 EF FNDP 144/760 0/5
183 EF STEQ 144/760 0/5
191 EF EXCL 144/1799 19/32

Time elapsed: 145 secs. Pages in use: 19
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 149/575 0/5
180 EF FNDP 149/755 0/5
183 EF STEQ 149/755 0/5
191 EF EXCL 149/1799 20/32

Time elapsed: 150 secs. Pages in use: 20
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 154/570 0/5
180 EF FNDP 154/750 0/5
183 EF STEQ 154/750 0/5
191 EF EXCL 154/1799 20/32

Time elapsed: 155 secs. Pages in use: 20
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 159/565 0/5
180 EF FNDP 159/745 0/5
183 EF STEQ 159/745 0/5
191 EF EXCL 159/1799 21/32

Time elapsed: 160 secs. Pages in use: 21
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 164/560 0/5
180 EF FNDP 164/740 0/5
183 EF STEQ 164/740 0/5
191 EF EXCL 164/1799 22/32

Time elapsed: 165 secs. Pages in use: 22
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 169/555 0/5
180 EF FNDP 169/735 0/5
183 EF STEQ 169/735 0/5
191 EF EXCL 169/1799 22/32

Time elapsed: 170 secs. Pages in use: 22
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 174/550 0/5
180 EF FNDP 174/730 0/5
183 EF STEQ 174/730 0/5
191 EF EXCL 174/1799 23/32

Time elapsed: 175 secs. Pages in use: 23
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 179/545 0/5
180 EF FNDP 179/725 0/5
183 EF STEQ 179/725 0/5
191 EF EXCL 179/1799 24/32

Time elapsed: 180 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 184/540 0/5
180 EF FNDP 184/720 0/5
183 EF STEQ 184/720 0/5
191 EF EXCL 184/1799 24/32

Time elapsed: 185 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 189/535 0/5
180 EF FNDP 189/715 0/5
183 EF STEQ 189/715 0/5
191 EF EXCL 189/1799 25/32

Time elapsed: 190 secs. Pages in use: 25
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 194/530 0/5
180 EF FNDP 194/710 0/5
183 EF STEQ 194/710 0/5
191 EF EXCL 194/1799 26/32

Time elapsed: 195 secs. Pages in use: 26
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 199/525 0/5
180 EF FNDP 199/705 0/5
183 EF STEQ 199/705 0/5
191 EF EXCL 199/1799 26/32

Time elapsed: 200 secs. Pages in use: 26
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 204/520 0/5
180 EF FNDP 204/700 0/5
183 EF STEQ 204/700 0/5
191 EF EXCL 204/1799 27/32

Time elapsed: 205 secs. Pages in use: 27
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 209/515 0/5
180 EF FNDP 209/695 0/5
183 EF STEQ 209/695 0/5
191 EF EXCL 209/1799 28/32

Time elapsed: 210 secs. Pages in use: 28
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 214/510 0/5
180 EF FNDP 214/690 0/5
183 EF STEQ 214/690 0/5
191 EF EXCL 214/1799 28/32

Time elapsed: 215 secs. Pages in use: 28
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 219/505 0/5
180 EF FNDP 219/685 0/5
183 EF STEQ 219/685 0/5
191 EF EXCL 219/1799 29/32

Time elapsed: 220 secs. Pages in use: 29
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 224/500 0/5
180 EF FNDP 224/680 0/5
183 EF STEQ 224/680 0/5
191 EF EXCL 224/1799 30/32

Time elapsed: 225 secs. Pages in use: 30
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 229/495 0/5
180 EF FNDP 229/675 0/5
183 EF STEQ 229/675 0/5
191 EF EXCL 229/1799 30/32

Time elapsed: 230 secs. Pages in use: 30
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 234/490 0/5
180 EF FNDP 234/670 0/5
183 EF STEQ 234/670 0/5
191 EF EXCL 234/1799 31/32

Time elapsed: 235 secs. Pages in use: 31
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 239/485 0/5
180 EF FNDP 239/665 0/5
183 EF STEQ 239/665 0/5
191 EF EXCL 239/1799 31/32

Time elapsed: 240 secs. Pages in use: 31
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 244/480 0/5
180 EF FNDP 244/660 0/5
183 EF STEQ 244/660 0/5
191 EF EXCL 244/1799 32/32

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 191 (type EXCL) for
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 249/475 0/5
180 EF FNDP 249/655 0/5
183 EF STEQ 249/655 0/5

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 210 (type EXCL) for
lola: time limit : 3350 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 254/470 0/5
180 EF FNDP 254/650 0/5
183 EF STEQ 254/650 0/5
210 EF EXCL 5/3350 1/32

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 259/465 0/5
180 EF FNDP 259/645 0/5
183 EF STEQ 259/645 0/5
210 EF EXCL 10/3350 2/32

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 264/460 0/5
180 EF FNDP 264/640 0/5
183 EF STEQ 264/640 0/5
210 EF EXCL 15/3350 2/32

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 269/455 0/5
180 EF FNDP 269/635 0/5
183 EF STEQ 269/635 0/5
210 EF EXCL 20/3350 3/32

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 274/450 0/5
180 EF FNDP 274/630 0/5
183 EF STEQ 274/630 0/5
210 EF EXCL 25/3350 4/32

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 279/445 0/5
180 EF FNDP 279/625 0/5
183 EF STEQ 279/625 0/5
210 EF EXCL 30/3350 4/32

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 284/440 0/5
180 EF FNDP 284/620 0/5
183 EF STEQ 284/620 0/5
210 EF EXCL 35/3350 5/32

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 289/435 0/5
180 EF FNDP 289/615 0/5
183 EF STEQ 289/615 0/5
210 EF EXCL 40/3350 5/32

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 294/430 0/5
180 EF FNDP 294/610 0/5
183 EF STEQ 294/610 0/5
210 EF EXCL 45/3350 6/32

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 299/425 0/5
180 EF FNDP 299/605 0/5
183 EF STEQ 299/605 0/5
210 EF EXCL 50/3350 6/32

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 304/420 0/5
180 EF FNDP 304/600 0/5
183 EF STEQ 304/600 0/5
210 EF EXCL 55/3350 7/32

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 309/415 0/5
180 EF FNDP 309/595 0/5
183 EF STEQ 309/595 0/5
210 EF EXCL 60/3350 8/32

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 314/410 0/5
180 EF FNDP 314/590 0/5
183 EF STEQ 314/590 0/5
210 EF EXCL 65/3350 8/32

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 319/405 0/5
180 EF FNDP 319/585 0/5
183 EF STEQ 319/585 0/5
210 EF EXCL 70/3350 9/32

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 324/400 0/5
180 EF FNDP 324/580 0/5
183 EF STEQ 324/580 0/5
210 EF EXCL 75/3350 9/32

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 329/395 0/5
180 EF FNDP 329/575 0/5
183 EF STEQ 329/575 0/5
210 EF EXCL 80/3350 10/32

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 334/390 0/5
180 EF FNDP 334/570 0/5
183 EF STEQ 334/570 0/5
210 EF EXCL 85/3350 10/32

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 339/385 0/5
180 EF FNDP 339/565 0/5
183 EF STEQ 339/565 0/5
210 EF EXCL 90/3350 11/32

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 344/380 0/5
180 EF FNDP 344/560 0/5
183 EF STEQ 344/560 0/5
210 EF EXCL 95/3350 11/32

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 349/375 0/5
180 EF FNDP 349/555 0/5
183 EF STEQ 349/555 0/5
210 EF EXCL 100/3350 12/32

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 354/370 0/5
180 EF FNDP 354/550 0/5
183 EF STEQ 354/550 0/5
210 EF EXCL 105/3350 12/32

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
90 EF FNDP 359/365 0/5
180 EF FNDP 359/545 0/5
183 EF STEQ 359/545 0/5
210 EF EXCL 110/3350 13/32

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 90 (type FNDP) for
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 364/540 0/5
183 EF STEQ 364/540 0/5
210 EF EXCL 115/3350 14/32

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 90 (type SKEL/FNDP)
lola: result : unknown
lola: fired transitions : 810494114
lola: tried executions : 812
lola: time used : 364.000000
lola: memory pages used : 0
lola: LAUNCH task # 124 (type SKEL/EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:
lola: rewrite Frontend/Parser/formula_rewrite.k:
sara: try reading problem file /home/mcc/execution

lola: FINISHED task # 124 (type SKEL/EQUN)
lola: result : false
lola: LAUNCH task # 209 (type SRCH) for
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 369/3235 0/5
183 EF STEQ 369/3235 0/5
209 EF SRCH 5/1617 2/5
210 EF EXCL 120/3350 14/32

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 374/3230 0/5
183 EF STEQ 374/3230 0/5
209 EF SRCH 10/1612 3/5
210 EF EXCL 125/3350 14/32

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 379/3225 0/5
183 EF STEQ 379/3225 0/5
209 EF SRCH 15/1607 5/5
210 EF EXCL 130/3350 15/32

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 209 (type SRCH) for
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 384/3220 0/5
183 EF STEQ 384/3220 0/5
210 EF EXCL 135/3350 15/32

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 235 (type SRCH) for
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 235 (type SRCH) for
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 389/3599 0/5
183 EF STEQ 389/3599 0/5
210 EF EXCL 140/3350 16/32

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 394/3599 0/5
183 EF STEQ 394/3599 0/5
210 EF EXCL 145/3350 16/32

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 399/3599 0/5
183 EF STEQ 399/3599 0/5
210 EF EXCL 150/3350 17/32

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 404/3599 0/5
183 EF STEQ 404/3599 0/5
210 EF EXCL 155/3350 18/32

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 409/3599 0/5
183 EF STEQ 409/3599 0/5
210 EF EXCL 160/3350 18/32

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 414/3599 0/5
183 EF STEQ 414/3599 0/5
210 EF EXCL 165/3350 19/32

Time elapsed: 415 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 419/3599 0/5
183 EF STEQ 419/3599 0/5
210 EF EXCL 170/3350 19/32

Time elapsed: 420 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 424/3599 0/5
183 EF STEQ 424/3599 0/5
210 EF EXCL 175/3350 20/32

Time elapsed: 425 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 429/3599 0/5
183 EF STEQ 429/3599 0/5
210 EF EXCL 180/3350 20/32

Time elapsed: 430 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 434/3599 0/5
183 EF STEQ 434/3599 0/5
210 EF EXCL 185/3350 20/32

Time elapsed: 435 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 439/3599 0/5
183 EF STEQ 439/3599 0/5
210 EF EXCL 190/3350 20/32

Time elapsed: 440 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 444/3599 0/5
183 EF STEQ 444/3599 0/5
210 EF EXCL 195/3350 21/32

Time elapsed: 445 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 449/3599 0/5
183 EF STEQ 449/3599 0/5
210 EF EXCL 200/3350 21/32

Time elapsed: 450 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 454/3599 0/5
183 EF STEQ 454/3599 0/5
210 EF EXCL 205/3350 21/32

Time elapsed: 455 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 459/3599 0/5
183 EF STEQ 459/3599 0/5
210 EF EXCL 210/3350 22/32

Time elapsed: 460 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 464/3599 0/5
183 EF STEQ 464/3599 0/5
210 EF EXCL 215/3350 22/32

Time elapsed: 465 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 469/3599 0/5
183 EF STEQ 469/3599 0/5
210 EF EXCL 220/3350 22/32

Time elapsed: 470 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 474/3599 0/5
183 EF STEQ 474/3599 0/5
210 EF EXCL 225/3350 23/32

Time elapsed: 475 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 479/3599 0/5
183 EF STEQ 479/3599 0/5
210 EF EXCL 230/3350 23/32

Time elapsed: 480 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 484/3599 0/5
183 EF STEQ 484/3599 0/5
210 EF EXCL 235/3350 24/32

Time elapsed: 485 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 489/3599 0/5
183 EF STEQ 489/3599 0/5
210 EF EXCL 240/3350 24/32

Time elapsed: 490 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 494/3599 0/5
183 EF STEQ 494/3599 0/5
210 EF EXCL 246/3350 25/32

Time elapsed: 496 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 500/3599 0/5
183 EF STEQ 500/3599 0/5
210 EF EXCL 251/3350 25/32

Time elapsed: 501 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 505/3599 0/5
183 EF STEQ 505/3599 0/5
210 EF EXCL 256/3350 26/32

Time elapsed: 506 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 510/3599 0/5
183 EF STEQ 510/3599 0/5
210 EF EXCL 261/3350 26/32

Time elapsed: 511 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 515/3599 0/5
183 EF STEQ 515/3599 0/5
210 EF EXCL 266/3350 27/32

Time elapsed: 516 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 520/3599 0/5
183 EF STEQ 520/3599 0/5
210 EF EXCL 271/3350 27/32

Time elapsed: 521 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 525/3599 0/5
183 EF STEQ 525/3599 0/5
210 EF EXCL 276/3350 28/32

Time elapsed: 526 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 530/3599 0/5
183 EF STEQ 530/3599 0/5
210 EF EXCL 281/3350 28/32

Time elapsed: 531 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 535/3599 0/5
183 EF STEQ 535/3599 0/5
210 EF EXCL 286/3350 29/32

Time elapsed: 536 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 540/3599 0/5
183 EF STEQ 540/3599 0/5
210 EF EXCL 291/3350 29/32

Time elapsed: 541 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 545/3599 0/5
183 EF STEQ 545/3599 0/5
210 EF EXCL 296/3350 30/32

Time elapsed: 546 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF FNDP 555/3599 0/5
183 EF STEQ 555/3599 0/5
210 EF EXCL 306/3350 30/32

Time elapsed: 556 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-00:
LamportFastMutEx-COL-7-ReachabilityCardinality-01:
LamportFastMutEx-COL-7-ReachabilityCardinality-02:
LamportFastMutEx-COL-7-ReachabilityCardinality-04:
LamportFastMutEx-COL-7-ReachabilityCardinality-05:
LamportFastMutEx-COL-7-ReachabilityCardinality-06:
LamportFastMutEx-COL-7-ReachabilityCardinality-07:
LamportFastMutEx-COL-7-ReachabilityCardinality-08:
LamportFastMutEx-COL-7-ReachabilityCardinality-09:
LamportFastMutEx-COL-7-ReachabilityCardinality-10:
LamportFastMutEx-COL-7-ReachabilityCardinality-11:
LamportFastMutEx-COL-7-ReachabilityCardinality-12:
LamportFastMutEx-COL-7-ReachabilityCardinality-13:
LamportFastMutEx-COL-7-ReachabilityCardinality-14:
LamportFastMutEx-COL-7-ReachabilityCardinality-15:

PENDING FORMULAS: CATEGORY
LamportFastMutEx-COL-7-ReachabilityCardinality-03:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
180 EF /home/mcc/BenchKit/bin//../reducer
sara: warning: empty constraint in comparison
sara: warning: empty constraint in comparison
416000382.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. ========================================= is ReachabilityCardinality =================== CTLCardinality.txt CTLCardinality.xml CTLFireability.txt CTLFireability.xml GenericPropertiesDefinition.xml GenericPropertiesVerdict.xml LTLCardinality.txt LTLCardinality.xml LTLFireability.txt LTLFireability.xml ReachabilityCardinality.txt ReachabilityCardinality.xml ReachabilityFireability.txt ReachabilityFireability.xml UpperBounds.txt UpperBounds.xml model.pnml (invocation template) vector(from text file) rdinality-00 rdinality-01 rdinality-02 rdinality-03 rdinality-04 rdinality-05 rdinality-06 rdinality-07 rdinality-08 rdinality-09 rdinality-10 rdinality-11 rdinality-12 rdinality-13 rdinality-14 rdinality-15 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML] file : /home/mcc/execution/model.pnml file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator). properly. /faq.html#noconfig for more info. plugin, rng conformance not checked of PNML (colored model parsed with PNMLFW) : 604 ms 18 HL places and 17 HL transitions for a total of 264 PT places and 672.0 transition bindings in 21 ms. /ReachabilityCardinality.xml in 23 ms. am skeleton of HLPN with 18 places and 17 transitions 68 arcs in 4 ms. 16 HLPN properties in 1 ms. using skeleton over-approximation. and 0 stable transitions took : 13 ms took : 2 ms FALSE TECHNIQUES CPN_APPROX Cardinality-06 TRUE TECHNIQUES CPN_APPROX breaks symmetries in sort pid successors and join/free detected :P_bool P_bool in [[3:1*[$i, 1]]] introduces in P_bool(2) partition with 1 elements that refines current partition to 2 subsets. HLPN to a Petri net with 264 places and 536 transitions 2352 arcs in 22 ms. 16 HLPN properties in 9 ms. including 2 resets, run finished after 627 ms. (steps per millisecond=15 ) properties (out of 14) seen :4 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK Cardinality-11 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK Cardinality-09 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK Cardinality-08 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK steps, including 2 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 10) seen :0 steps, including 2 resets, run finished after 101 ms. (steps per millisecond=99 ) properties (out of 10) seen :0 steps, including 2 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 10) seen :0 steps, including 2 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 10) seen :0 steps, including 2 resets, run finished after 54 ms. (steps per millisecond=185 ) properties (out of 10) seen :0 steps, including 2 resets, run finished after 93 ms. (steps per millisecond=107 ) properties (out of 10) seen :0 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 10) seen :0 steps, including 2 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 10) seen :0 steps, including 2 resets, run finished after 128 ms. (steps per millisecond=78 ) properties (out of 10) seen :0 steps, including 2 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 10) seen :0 only has 336 transitions (discarded 126 similar events) 65 place invariants in 14 ms 65 positive place invariants in 15 ms returned sat SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:9 65 positive place invariants in 15 ms returned sat SMT Verify possible using state equation in natural domain returned unsat :9 sat :1 strengthened by 91 read => feed constraints. SMT Verify possible using 91 Read/Feed constraints in natural domain returned unsat :9 sat :1 trap composed of 11 places in 101 ms of which 5 ms to minimize. trap composed of 16 places in 91 ms of which 1 ms to minimize. trap composed of 16 places in 79 ms of which 1 ms to minimize. trap composed of 18 places in 65 ms of which 2 ms to minimize. trap composed of 16 places in 67 ms of which 0 ms to minimize. trap composed of 16 places in 62 ms of which 1 ms to minimize. trap composed of 16 places in 69 ms of which 1 ms to minimize. trap composed of 16 places in 81 ms of which 1 ms to minimize. trap composed of 9 places in 65 ms of which 0 ms to minimize. procedure managed to obtain unsat after adding 9 trap constraints in 773 ms SMT Verify possible using trap constraints in natural domain returned unsat :10 sat :0 SMT Verify possible using all constraints in natural domain returned unsat :10 sat :0 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT Cardinality-13 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT Cardinality-12 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT Cardinality-10 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT Cardinality-07 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT Cardinality-05 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT Cardinality-04 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT Cardinality-03 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT Cardinality-02 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT Cardinality-01 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT solutions. model-checking. bin//../../lola/bin/ TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT seconds libs ls/pylibs: bs: ./itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar stools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML .pnml pnml (--xmlformula) eachabilityCardinality.xml 721 787 721 787 721 787 721 787 721 787 for 18 LamportFastMutEx-COL-7-ReachabilityCardinality-06 for 18 LamportFastMutEx-COL-7-ReachabilityCardinality-06 721 787 for 18 LamportFastMutEx-COL-7-ReachabilityCardinality-06 for 18 LamportFastMutEx-COL-7-ReachabilityCardinality-06 711 711 711 711 711 721 787 711 721 787 721 787 721 787 721 787 711 721 787 711 711 711 711 721 787 721 787 721 787 721 787 721 787 721 787 721 787 711 721 787 721 787 711 711 711 711 711 711 721 787 721 787 721 787 711 711 711 721 787 711 721 787 721 787 721 787 721 787 711 721 787 721 787 711 721 787 721 787 for LamportFastMutEx-COL-7-ReachabilityCardinality-06 LamportFastMutEx-COL-7-ReachabilityCardinality-06 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-06 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-06 (obsolete) for 6 LamportFastMutEx-COL-7-ReachabilityCardinality-02 for 6 LamportFastMutEx-COL-7-ReachabilityCardinality-02 711 for 6 LamportFastMutEx-COL-7-ReachabilityCardinality-02 for 6 LamportFastMutEx-COL-7-ReachabilityCardinality-02 711 711 711 711 721 787 721 787 721 787 721 787 /ReachabilityCardinality-55.sara. /ReachabilityCardinality-82.sara. 96 156 147 for LamportFastMutEx-COL-7-ReachabilityCardinality-02 LamportFastMutEx-COL-7-ReachabilityCardinality-02 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-02 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-02 (obsolete) for 33 LamportFastMutEx-COL-7-ReachabilityCardinality-11 for 33 LamportFastMutEx-COL-7-ReachabilityCardinality-11 for 33 LamportFastMutEx-COL-7-ReachabilityCardinality-11 for 33 LamportFastMutEx-COL-7-ReachabilityCardinality-11 for LamportFastMutEx-COL-7-ReachabilityCardinality-02 for LamportFastMutEx-COL-7-ReachabilityCardinality-11 LamportFastMutEx-COL-7-ReachabilityCardinality-11 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-11 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-11 (obsolete) for 39 LamportFastMutEx-COL-7-ReachabilityCardinality-13 for 39 LamportFastMutEx-COL-7-ReachabilityCardinality-13 for 39 LamportFastMutEx-COL-7-ReachabilityCardinality-13 for 39 LamportFastMutEx-COL-7-ReachabilityCardinality-13 for LamportFastMutEx-COL-7-ReachabilityCardinality-11 for LamportFastMutEx-COL-7-ReachabilityCardinality-06 98 159 150 721 787 721 787 LamportFastMutEx-COL-7-ReachabilityCardinality-00 LamportFastMutEx-COL-7-ReachabilityCardinality-00 places removed /ReachabilityCardinality-51.sara. bilityCardinality-02 stopped (result already fixed). 711 for LamportFastMutEx-COL-7-ReachabilityCardinality-13 LamportFastMutEx-COL-7-ReachabilityCardinality-13 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-13 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-13 (obsolete) for 30 LamportFastMutEx-COL-7-ReachabilityCardinality-10 for 30 LamportFastMutEx-COL-7-ReachabilityCardinality-10 for 30 LamportFastMutEx-COL-7-ReachabilityCardinality-10 for 30 LamportFastMutEx-COL-7-ReachabilityCardinality-10 711 711 711 for LamportFastMutEx-COL-7-ReachabilityCardinality-13 711 721 787 /ReachabilityCardinality-120.sara. for LamportFastMutEx-COL-7-ReachabilityCardinality-10 LamportFastMutEx-COL-7-ReachabilityCardinality-10 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-10 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-10 (obsolete) for 9 LamportFastMutEx-COL-7-ReachabilityCardinality-03 for 9 LamportFastMutEx-COL-7-ReachabilityCardinality-03 for 9 LamportFastMutEx-COL-7-ReachabilityCardinality-03 for 9 LamportFastMutEx-COL-7-ReachabilityCardinality-03 for LamportFastMutEx-COL-7-ReachabilityCardinality-10 711 /ReachabilityCardinality-108.sara. istic 711 for LamportFastMutEx-COL-7-ReachabilityCardinality-03 k:721 k:787 k:721 k:787 habilityCardinality-13 stopped (result already fixed). LamportFastMutEx-COL-7-ReachabilityCardinality-03 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-03 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-03 (obsolete) for 12 LamportFastMutEx-COL-7-ReachabilityCardinality-04 for 12 LamportFastMutEx-COL-7-ReachabilityCardinality-04 for 12 LamportFastMutEx-COL-7-ReachabilityCardinality-04 for 12 LamportFastMutEx-COL-7-ReachabilityCardinality-04 for LamportFastMutEx-COL-7-ReachabilityCardinality-03 721 787 721 787 721 787 721 787 721 787 721 787 721 787 for LamportFastMutEx-COL-7-ReachabilityCardinality-10 721 787 for LamportFastMutEx-COL-7-ReachabilityCardinality-04 721 787 721 787 721 787 721 787 721 787 LamportFastMutEx-COL-7-ReachabilityCardinality-04 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-04 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-04 (obsolete) 711 /ReachabilityCardinality-100.sara. 15 LamportFastMutEx-COL-7-ReachabilityCardinality-05 for 45 LamportFastMutEx-COL-7-ReachabilityCardinality-15 for 45 LamportFastMutEx-COL-7-ReachabilityCardinality-15 for 45 LamportFastMutEx-COL-7-ReachabilityCardinality-15 711 for LamportFastMutEx-COL-7-ReachabilityCardinality-03 711 for LamportFastMutEx-COL-7-ReachabilityCardinality-04 711 721 787 721 787 721 787 for LamportFastMutEx-COL-7-ReachabilityCardinality-15 LamportFastMutEx-COL-7-ReachabilityCardinality-15 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-15 (obsolete) /ReachabilityCardinality-93.sara. for 36 LamportFastMutEx-COL-7-ReachabilityCardinality-12 for 36 LamportFastMutEx-COL-7-ReachabilityCardinality-12 711 istic 721 787 for 36 LamportFastMutEx-COL-7-ReachabilityCardinality-12 711 711 for LamportFastMutEx-COL-7-ReachabilityCardinality-03 711 711 711 for LamportFastMutEx-COL-7-ReachabilityCardinality-15 721 787 711 721 787 711 /ReachabilityCardinality-156.sara. 721 787 711 711 721 787 711 721 787 721 787 711 721 787 for LamportFastMutEx-COL-7-ReachabilityCardinality-04 721 787 721 787 721 787 /ReachabilityCardinality-164.sara. for LamportFastMutEx-COL-7-ReachabilityCardinality-15 for LamportFastMutEx-COL-7-ReachabilityCardinality-12 LamportFastMutEx-COL-7-ReachabilityCardinality-12 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-12 (obsolete) 21 LamportFastMutEx-COL-7-ReachabilityCardinality-07 21 LamportFastMutEx-COL-7-ReachabilityCardinality-07 21 LamportFastMutEx-COL-7-ReachabilityCardinality-07 for LamportFastMutEx-COL-7-ReachabilityCardinality-12 721 787 /ReachabilityCardinality-212.sara. istic LamportFastMutEx-COL-7-ReachabilityCardinality-07 LamportFastMutEx-COL-7-ReachabilityCardinality-07 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-07 (obsolete) for 42 LamportFastMutEx-COL-7-ReachabilityCardinality-14 for 42 LamportFastMutEx-COL-7-ReachabilityCardinality-14 for 42 LamportFastMutEx-COL-7-ReachabilityCardinality-14 LamportFastMutEx-COL-7-ReachabilityCardinality-07 for LamportFastMutEx-COL-7-ReachabilityCardinality-14 LamportFastMutEx-COL-7-ReachabilityCardinality-14 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-14 (obsolete) for 24 LamportFastMutEx-COL-7-ReachabilityCardinality-08 for 24 LamportFastMutEx-COL-7-ReachabilityCardinality-08 721 for 24 LamportFastMutEx-COL-7-ReachabilityCardinality-08 787 for LamportFastMutEx-COL-7-ReachabilityCardinality-14 721 787 for LamportFastMutEx-COL-7-ReachabilityCardinality-08 LamportFastMutEx-COL-7-ReachabilityCardinality-08 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-08 (obsolete) for 3 LamportFastMutEx-COL-7-ReachabilityCardinality-01 for 3 LamportFastMutEx-COL-7-ReachabilityCardinality-01 for 3 LamportFastMutEx-COL-7-ReachabilityCardinality-01 /ReachabilityCardinality-88.sara. /ReachabilityCardinality-130.sara. istic 711 for LamportFastMutEx-COL-7-ReachabilityCardinality-08 for LamportFastMutEx-COL-7-ReachabilityCardinality-01 for LamportFastMutEx-COL-7-ReachabilityCardinality-08 LamportFastMutEx-COL-7-ReachabilityCardinality-01 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-01 (obsolete) for 27 LamportFastMutEx-COL-7-ReachabilityCardinality-09 for 27 LamportFastMutEx-COL-7-ReachabilityCardinality-09 for 27 LamportFastMutEx-COL-7-ReachabilityCardinality-09 for LamportFastMutEx-COL-7-ReachabilityCardinality-01 for LamportFastMutEx-COL-7-ReachabilityCardinality-01 for LamportFastMutEx-COL-7-ReachabilityCardinality-09 LamportFastMutEx-COL-7-ReachabilityCardinality-09 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-09 (obsolete) 33 LamportFastMutEx-COL-7-ReachabilityCardinality-11 33 LamportFastMutEx-COL-7-ReachabilityCardinality-11 33 LamportFastMutEx-COL-7-ReachabilityCardinality-11 711 721 787 LamportFastMutEx-COL-7-ReachabilityCardinality-11 LamportFastMutEx-COL-7-ReachabilityCardinality-11 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-11 (obsolete) 45 LamportFastMutEx-COL-7-ReachabilityCardinality-15 45 LamportFastMutEx-COL-7-ReachabilityCardinality-15 45 LamportFastMutEx-COL-7-ReachabilityCardinality-15 LamportFastMutEx-COL-7-ReachabilityCardinality-11 /ReachabilityCardinality-118.sara. istic 721 787 for LamportFastMutEx-COL-7-ReachabilityCardinality-14 LamportFastMutEx-COL-7-ReachabilityCardinality-15 LamportFastMutEx-COL-7-ReachabilityCardinality-15 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-15 (obsolete) 24 LamportFastMutEx-COL-7-ReachabilityCardinality-08 24 LamportFastMutEx-COL-7-ReachabilityCardinality-08 24 LamportFastMutEx-COL-7-ReachabilityCardinality-08 721 787 for LamportFastMutEx-COL-7-ReachabilityCardinality-09 LamportFastMutEx-COL-7-ReachabilityCardinality-08 LamportFastMutEx-COL-7-ReachabilityCardinality-08 (obsolete) LamportFastMutEx-COL-7-ReachabilityCardinality-08 (obsolete) 9 LamportFastMutEx-COL-7-ReachabilityCardinality-03 9 LamportFastMutEx-COL-7-ReachabilityCardinality-03 27 LamportFastMutEx-COL-7-ReachabilityCardinality-09 711 LamportFastMutEx-COL-7-ReachabilityCardinality-08 LamportFastMutEx-COL-7-ReachabilityCardinality-15 /ReachabilityCardinality-203.sara. LamportFastMutEx-COL-7-ReachabilityCardinality-09 cution/ReachabilityCardinality-183.sara. /ReachabilityCardinality-233.sara. for 15 LamportFastMutEx-COL-7-ReachabilityCardinality-05 /ReachabilityCardinality-178.sara. istic istic istic LamportFastMutEx-COL-7-ReachabilityCardinality-08 istic for LamportFastMutEx-COL-7-ReachabilityCardinality-11 VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 9768680 t fired, 10 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 266105 t fired, 1 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 107986 m, 21597 m/sec, 146683 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 21644852 t fired, 22 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 562384 t fired, 1 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 243339 m, 27070 m/sec, 338650 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 34831604 t fired, 35 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 923066 t fired, 1 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 365929 m, 24518 m/sec, 518328 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 44490105 t fired, 45 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 1247892 t fired, 2 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 509580 m, 28730 m/sec, 730795 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 58240583 t fired, 59 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 1549960 t fired, 2 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 635206 m, 25125 m/sec, 912229 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 72726268 t fired, 73 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 1846378 t fired, 2 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 761643 m, 25287 m/sec, 1102609 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 82478616 t fired, 83 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 2118706 t fired, 3 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 910469 m, 29765 m/sec, 1326807 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 93244267 t fired, 94 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 2389813 t fired, 3 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 1048801 m, 27666 m/sec, 1530859 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 106151614 t fired, 107 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 2628949 t fired, 3 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 1185492 m, 27338 m/sec, 1733865 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 115487431 t fired, 116 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 2882413 t fired, 3 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 1316503 m, 26202 m/sec, 1933746 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 126427378 t fired, 127 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 3138954 t fired, 4 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 1461539 m, 29007 m/sec, 2151834 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 136761069 t fired, 137 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 3402716 t fired, 4 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 1586460 m, 24984 m/sec, 2343923 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 148713947 t fired, 149 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 3688113 t fired, 4 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 1730641 m, 28836 m/sec, 2561140 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 161832127 t fired, 162 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 3965514 t fired, 4 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 1861964 m, 26264 m/sec, 2764836 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 174604741 t fired, 175 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 4245165 t fired, 5 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 1983494 m, 24306 m/sec, 2948003 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 186952143 t fired, 187 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 4518092 t fired, 5 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 2112864 m, 25874 m/sec, 3144551 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 199485430 t fired, 200 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 4798626 t fired, 5 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 2247298 m, 26886 m/sec, 3346099 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 212628163 t fired, 213 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 5076941 t fired, 6 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 2379041 m, 26348 m/sec, 3546338 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 227297682 t fired, 228 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 5340053 t fired, 6 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 2493029 m, 22797 m/sec, 3721504 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 242666972 t fired, 243 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 5610222 t fired, 6 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 2627466 m, 26887 m/sec, 3927971 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 256419901 t fired, 257 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 5896060 t fired, 6 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 2746650 m, 23836 m/sec, 4109409 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 271039220 t fired, 272 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 6141183 t fired, 7 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 2884103 m, 27490 m/sec, 4320320 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 284135651 t fired, 285 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 6425648 t fired, 7 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 3018502 m, 26879 m/sec, 4528509 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 296760390 t fired, 297 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 6699250 t fired, 7 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 3145313 m, 25362 m/sec, 4721804 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 310032523 t fired, 311 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 6956024 t fired, 7 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 3280558 m, 27049 m/sec, 4927155 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 324388962 t fired, 325 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 7246816 t fired, 8 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 3413620 m, 26612 m/sec, 5131804 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 339115349 t fired, 340 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 7496183 t fired, 8 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 3547911 m, 26858 m/sec, 5340042 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 349556781 t fired, 350 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 7745944 t fired, 8 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 3676365 m, 25690 m/sec, 5537296 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 358247224 t fired, 359 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 7995997 t fired, 8 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 3827578 m, 30242 m/sec, 5770047 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 370616301 t fired, 371 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 8251440 t fired, 9 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 3955761 m, 25636 m/sec, 5966769 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 383371140 t fired, 384 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 8526069 t fired, 9 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 4084755 m, 25798 m/sec, 6163387 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 396535039 t fired, 397 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 8790195 t fired, 9 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 4202947 m, 23638 m/sec, 6343699 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 408955081 t fired, 409 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 9049322 t fired, 10 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 4345371 m, 28484 m/sec, 6562609 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 418698074 t fired, 419 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 9297455 t fired, 10 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 4479663 m, 26858 m/sec, 6769551 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 429276569 t fired, 430 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 9532721 t fired, 10 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 4610259 m, 26119 m/sec, 6975271 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 437112916 t fired, 438 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 9778954 t fired, 10 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 4740769 m, 26102 m/sec, 7177634 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 447676659 t fired, 448 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 10027576 t fired, 11 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 4876530 m, 27152 m/sec, 7389547 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 461314804 t fired, 462 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 10277716 t fired, 11 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 5013183 m, 27330 m/sec, 7603102 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 474063945 t fired, 475 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 10550274 t fired, 11 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 5152352 m, 27833 m/sec, 7818280 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 486799536 t fired, 487 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 10833943 t fired, 11 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 5299175 m, 29364 m/sec, 8045088 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 500176735 t fired, 501 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 11118783 t fired, 12 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 5436495 m, 27464 m/sec, 8256991 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 513742730 t fired, 514 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 11405583 t fired, 12 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 5573057 m, 27312 m/sec, 8467048 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 525775938 t fired, 526 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 11697994 t fired, 12 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 5703228 m, 26034 m/sec, 8671055 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 538058945 t fired, 539 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 11999486 t fired, 12 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 5826565 m, 24667 m/sec, 8864394 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 550618901 t fired, 551 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 12301591 t fired, 13 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 5952431 m, 25173 m/sec, 9058508 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 562985084 t fired, 563 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 12598236 t fired, 13 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 6078083 m, 25130 m/sec, 9253505 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 575119066 t fired, 576 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 12898063 t fired, 13 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 6203054 m, 24994 m/sec, 9448000 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 589117240 t fired, 590 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 13148941 t fired, 14 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 6334827 m, 26354 m/sec, 9655894 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 2 0 0 0 0 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 599459420 t fired, 600 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 13407084 t fired, 14 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-05 6462998 m, 25634 m/sec, 9855171 t fired, . LamportFastMutEx-COL-7-ReachabilityCardinality-05 (memory limit exceeded) VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 3 2 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 608682571 t fired, 609 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 13636645 t fired, 14 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. 9 LamportFastMutEx-COL-7-ReachabilityCardinality-03 VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 618029398 t fired, 619 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 13883131 t fired, 14 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 139336 m, 27867 m/sec, 195900 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 626258645 t fired, 627 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 14105646 t fired, 15 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 274393 m, 27011 m/sec, 394615 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 636882890 t fired, 637 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 14325573 t fired, 15 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 400215 m, 25164 m/sec, 583052 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 646071372 t fired, 647 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 14536016 t fired, 15 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 525846 m, 25126 m/sec, 772181 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 655531535 t fired, 656 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 14804227 t fired, 15 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 654218 m, 25674 m/sec, 967837 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 668452318 t fired, 669 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 15050333 t fired, 16 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 772209 m, 23598 m/sec, 1148738 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 682151346 t fired, 683 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 15324813 t fired, 16 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 894715 m, 24501 m/sec, 1336781 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 694275579 t fired, 695 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 15608141 t fired, 16 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 1007499 m, 22556 m/sec, 1511041 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 702079632 t fired, 703 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 15832643 t fired, 16 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 1134429 m, 25386 m/sec, 1707928 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 709960102 t fired, 710 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 16055486 t fired, 17 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 1258933 m, 24900 m/sec, 1900466 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 717665330 t fired, 718 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 16282905 t fired, 17 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 1383131 m, 24839 m/sec, 2097117 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 725075561 t fired, 726 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 16507717 t fired, 17 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 1506443 m, 24662 m/sec, 2289597 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 732534542 t fired, 733 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 16730708 t fired, 17 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 1623013 m, 23314 m/sec, 2471546 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 740823484 t fired, 741 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 16948648 t fired, 17 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 1737144 m, 22826 m/sec, 2652365 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 748918261 t fired, 749 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 17166657 t fired, 18 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 1869434 m, 26458 m/sec, 2860745 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 756887274 t fired, 757 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 17382654 t fired, 18 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 2001473 m, 26407 m/sec, 3068005 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 764616128 t fired, 765 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 17601539 t fired, 18 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 2129414 m, 25588 m/sec, 3271509 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 772647924 t fired, 773 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 17823610 t fired, 18 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 2252714 m, 24660 m/sec, 3464972 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 780024663 t fired, 781 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 18048663 t fired, 19 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 2356292 m, 20715 m/sec, 3630447 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 787638286 t fired, 788 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 18273283 t fired, 19 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 2464029 m, 21547 m/sec, 3799785 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 795481586 t fired, 796 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 18496889 t fired, 19 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 2577064 m, 22607 m/sec, 3980237 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 1 0 0 0 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-05 802911667 t fired, 803 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 18722237 t fired, 19 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 2705700 m, 25727 m/sec, 4185028 t fired, . LamportFastMutEx-COL-7-ReachabilityCardinality-05 (local timeout) VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 2 3 0 4 0 0 1 AG 0 8 0 0 0 1 1 0 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 18943347 t fired, 19 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 2824986 m, 23857 m/sec, 4374204 t fired, . for LamportFastMutEx-COL-7-ReachabilityCardinality-05 for 15 LamportFastMutEx-COL-7-ReachabilityCardinality-05 721 787 /ReachabilityCardinality-124.sara. for LamportFastMutEx-COL-7-ReachabilityCardinality-05 9 LamportFastMutEx-COL-7-ReachabilityCardinality-03 VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 1 4 0 4 0 0 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 19232897 t fired, 20 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 307204 m, 61440 m/sec, 423449 t fired, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 2907510 m, 16504 m/sec, 4505794 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 1 4 0 4 0 0 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 19567988 t fired, 20 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 612555 m, 61070 m/sec, 803411 t fired, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 2998553 m, 18208 m/sec, 4653237 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 1 4 0 4 0 0 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 19899738 t fired, 20 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 925047 m, 62498 m/sec, 1209606 t fired, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 3097014 m, 19692 m/sec, 4810876 t fired, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 (memory limit exceeded) VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 1 3 0 4 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 20218317 t fired, 21 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 3204181 m, 21433 m/sec, 4983419 t fired, . 9 LamportFastMutEx-COL-7-ReachabilityCardinality-03 LamportFastMutEx-COL-7-ReachabilityCardinality-03 VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 20583575 t fired, 21 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 3331553 m, 25474 m/sec, 5186462 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 20926876 t fired, 21 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 3450648 m, 23819 m/sec, 5376376 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 21263131 t fired, 22 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 3584009 m, 26672 m/sec, 5592070 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 21637693 t fired, 22 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 3700074 m, 23213 m/sec, 5777890 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 21979126 t fired, 22 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 3830495 m, 26084 m/sec, 5989341 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 22354693 t fired, 23 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 3946798 m, 23260 m/sec, 6175184 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 22696649 t fired, 23 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 4072066 m, 25053 m/sec, 6376288 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 23131486 t fired, 24 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 4154948 m, 16576 m/sec, 6511902 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 23576879 t fired, 24 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 4219191 m, 12848 m/sec, 6615088 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 23852835 t fired, 24 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 4249933 m, 6148 m/sec, 6664624 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 24235555 t fired, 25 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 4318661 m, 13745 m/sec, 6774758 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 24573116 t fired, 25 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 4392346 m, 14737 m/sec, 6894007 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 24786644 t fired, 25 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 4478972 m, 17325 m/sec, 7032234 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 25094228 t fired, 26 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 4536256 m, 11456 m/sec, 7124092 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 25394616 t fired, 26 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 4590267 m, 10802 m/sec, 7211004 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 25794369 t fired, 26 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 4644115 m, 10769 m/sec, 7298154 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 26144240 t fired, 27 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 4690273 m, 9231 m/sec, 7371549 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 26395605 t fired, 27 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 4779894 m, 17924 m/sec, 7515916 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 26775443 t fired, 27 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 4900013 m, 24023 m/sec, 7711483 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 27188817 t fired, 28 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 4993706 m, 18738 m/sec, 7862232 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 27512434 t fired, 28 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 5110703 m, 23399 m/sec, 8055170 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 27871964 t fired, 28 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 5205419 m, 18943 m/sec, 8207385 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 28377724 t fired, 29 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 5318882 m, 22692 m/sec, 8390403 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 28688868 t fired, 29 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 5449906 m, 26204 m/sec, 8603984 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 29040380 t fired, 30 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 5561120 m, 22242 m/sec, 8788862 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 29419892 t fired, 30 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 5678712 m, 23518 m/sec, 8979076 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 29803827 t fired, 30 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 5794926 m, 23242 m/sec, 9168532 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 30144845 t fired, 31 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 5899849 m, 20984 m/sec, 9346189 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 30503396 t fired, 31 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 6015288 m, 23087 m/sec, 9537047 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 30879718 t fired, 31 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 6126956 m, 22333 m/sec, 9717729 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 31283197 t fired, 32 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 6199858 m, 14580 m/sec, 9836287 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 31629984 t fired, 32 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 6318977 m, 23823 m/sec, 10030647 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS LamportFastMutEx-COL-7-ReachabilityCardinality-03 31787391 t fired, 32 attempts, . LamportFastMutEx-COL-7-ReachabilityCardinality-03 sara is running. LamportFastMutEx-COL-7-ReachabilityCardinality-03 6365390 m, 9282 m/sec, 10106147 t fired, . VALUE PRODUCED BY EF false preprocessing EF false skeleton: tandem / insertion EF false skeleton: state equation AG true skeleton: tandem / relaxed AG true skeleton: state equation AG true skeleton: tandem / insertion AG true state equation AG false tandem / insertion EF true findpath EF false skeleton: tandem / relaxed AG false tandem / insertion EF false skeleton: state equation AG true skeleton: state equation AG true skeleton: tandem / insertion AG false tandem / insertion IDL ACT RUN SUS FIN C/T C/M OBS EF 0 0 3 0 5 0 1 1 STATUS /bin//../../lola/bin//../BenchKit_head.sh: line 63: 486 Killed lola --conf=$BIN_DIR/configfiles/reachabilitycardinalityconf --formula=$DIR/ReachabilityCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-COL-7"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is LamportFastMutEx-COL-7, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416000382"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-COL-7.tgz
mv LamportFastMutEx-COL-7 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;