About the Execution of LoLa+red for LamportFastMutEx-COL-5
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 399.512 | 5673.00 | 9808.00 | 326.90 | TFTTTFFFFTTFFTFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416000366.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is LamportFastMutEx-COL-5, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416000366
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 488K
-rw-r--r-- 1 mcc users 6.4K Feb 25 13:41 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K Feb 25 13:41 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.2K Feb 25 13:40 CTLFireability.txt
-rw-r--r-- 1 mcc users 63K Feb 25 13:40 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:20 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:20 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:20 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:20 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 13:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Feb 25 13:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.8K Feb 25 13:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74K Feb 25 13:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:20 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:20 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 2 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 41K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-COL-5-ReachabilityCardinality-00
FORMULA_NAME LamportFastMutEx-COL-5-ReachabilityCardinality-01
FORMULA_NAME LamportFastMutEx-COL-5-ReachabilityCardinality-02
FORMULA_NAME LamportFastMutEx-COL-5-ReachabilityCardinality-03
FORMULA_NAME LamportFastMutEx-COL-5-ReachabilityCardinality-04
FORMULA_NAME LamportFastMutEx-COL-5-ReachabilityCardinality-05
FORMULA_NAME LamportFastMutEx-COL-5-ReachabilityCardinality-06
FORMULA_NAME LamportFastMutEx-COL-5-ReachabilityCardinality-07
FORMULA_NAME LamportFastMutEx-COL-5-ReachabilityCardinality-08
FORMULA_NAME LamportFastMutEx-COL-5-ReachabilityCardinality-09
FORMULA_NAME LamportFastMutEx-COL-5-ReachabilityCardinality-10
FORMULA_NAME LamportFastMutEx-COL-5-ReachabilityCardinality-11
FORMULA_NAME LamportFastMutEx-COL-5-ReachabilityCardinality-12
FORMULA_NAME LamportFastMutEx-COL-5-ReachabilityCardinality-13
FORMULA_NAME LamportFastMutEx-COL-5-ReachabilityCardinality-14
FORMULA_NAME LamportFastMutEx-COL-5-ReachabilityCardinality-15
=== Now, execution of the tool begins
BK_START 1679445916932
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LamportFastMutEx-COL-5
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 00:45:18] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-22 00:45:18] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 00:45:18] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-22 00:45:18] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-22 00:45:19] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 618 ms
[2023-03-22 00:45:19] [INFO ] Imported 18 HL places and 17 HL transitions for a total of 174 PT places and 396.0 transition bindings in 15 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 20 ms.
Working with output stream class java.io.PrintStream
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-22 00:45:19] [INFO ] Built PT skeleton of HLPN with 18 places and 17 transitions 68 arcs in 4 ms.
[2023-03-22 00:45:19] [INFO ] Skeletonized 15 HLPN properties in 1 ms.
Remains 15 properties that can be checked using skeleton over-approximation.
Reduce places removed 3 places and 0 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
[2023-03-22 00:45:19] [INFO ] Flatten gal took : 13 ms
[2023-03-22 00:45:19] [INFO ] Flatten gal took : 3 ms
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-00 TRUE TECHNIQUES CPN_APPROX
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-04 TRUE TECHNIQUES CPN_APPROX
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-15 TRUE TECHNIQUES CPN_APPROX
Domain [pid(6), pid(6)] of place P_wait breaks symmetries in sort pid
Symmetric sort wr.t. initial and guards and successors and join/free detected :P_bool
Arc [3:1*[$i, 1]] contains constants of sort P_bool
Transition T_setbi_2 : constants on arcs in [[3:1*[$i, 1]]] introduces in P_bool(2) partition with 1 elements that refines current partition to 2 subsets.
[2023-03-22 00:45:19] [INFO ] Unfolded HLPN to a Petri net with 174 places and 318 transitions 1380 arcs in 22 ms.
[2023-03-22 00:45:19] [INFO ] Unfolded 15 HLPN properties in 1 ms.
Deduced a syphon composed of 37 places in 1 ms
Reduce places removed 37 places and 58 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 468 ms. (steps per millisecond=21 ) properties (out of 12) seen :3
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-14 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-08 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-02 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 75 ms. (steps per millisecond=133 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 103 ms. (steps per millisecond=97 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 86 ms. (steps per millisecond=116 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 62 ms. (steps per millisecond=161 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 77 ms. (steps per millisecond=129 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 65 ms. (steps per millisecond=153 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 9) seen :0
Running SMT prover for 9 properties.
[2023-03-22 00:45:20] [INFO ] Flow matrix only has 200 transitions (discarded 60 similar events)
// Phase 1: matrix 200 rows 137 cols
[2023-03-22 00:45:20] [INFO ] Computed 37 place invariants in 19 ms
[2023-03-22 00:45:20] [INFO ] [Real]Absence check using 37 positive place invariants in 15 ms returned sat
[2023-03-22 00:45:20] [INFO ] After 312ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:8
[2023-03-22 00:45:20] [INFO ] [Nat]Absence check using 37 positive place invariants in 7 ms returned sat
[2023-03-22 00:45:20] [INFO ] After 112ms SMT Verify possible using all constraints in natural domain returned unsat :9 sat :0
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-13 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-12 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-11 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-10 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-09 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-07 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-06 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-05 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-03 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 9 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
All properties solved without resorting to model-checking.
Total runtime 2610 ms.
starting LoLA
BK_INPUT LamportFastMutEx-COL-5
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-5-ReachabilityCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679445922605
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH INITIAL
lola: LAUNCH task # 5 (type SKEL/CNST) for 3 LamportFastMutEx-COL-5-ReachabilityCardinality-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 5 (type SKEL/CNST) for LamportFastMutEx-COL-5-ReachabilityCardinality-01
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 50 (type SKEL/FNDP) for 39 LamportFastMutEx-COL-5-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type SKEL/EQUN) for 39 LamportFastMutEx-COL-5-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type SKEL/SRCH) for 39 LamportFastMutEx-COL-5-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 54 (type SKEL/SRCH) for 39 LamportFastMutEx-COL-5-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: TR BINDINGS
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: TR BINDINGS DONE
lola: Places: 174, Transitions: 318
lola: FINISHED task # 54 (type SKEL/SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-13
lola: result : false
lola: markings : 5067
lola: fired transitions : 13860
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 50 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-13 (obsolete)
lola: CANCELED task # 51 (type EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-13 (obsolete)
lola: CANCELED task # 53 (type SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-13 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 114 (type SKEL/FNDP) for 15 LamportFastMutEx-COL-5-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 115 (type SKEL/EQUN) for 15 LamportFastMutEx-COL-5-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 117 (type SKEL/SRCH) for 15 LamportFastMutEx-COL-5-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 118 (type SKEL/SRCH) for 15 LamportFastMutEx-COL-5-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 51 (type SKEL/EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-13
lola: result : unknown
lola: FINISHED task # 50 (type SKEL/FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-13
lola: result : unknown
lola: fired transitions : 25071
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 117 (type SKEL/SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-05
lola: result : false
lola: markings : 4406
lola: fired transitions : 6983
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 114 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 115 (type EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 118 (type SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-05 (obsolete)
lola: LAUNCH task # 96 (type SKEL/FNDP) for 33 LamportFastMutEx-COL-5-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 97 (type SKEL/EQUN) for 33 LamportFastMutEx-COL-5-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 99 (type SKEL/SRCH) for 33 LamportFastMutEx-COL-5-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 100 (type SKEL/SRCH) for 33 LamportFastMutEx-COL-5-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 118 (type SKEL/SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-05
lola: result : false
lola: markings : 4406
lola: fired transitions : 6983
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 114 (type SKEL/FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-05
lola: result : unknown
lola: fired transitions : 34219
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: @ trans T-setbi_24
lola: FINISHED task # 99 (type SKEL/SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-11
lola: result : false
lola: markings : 11560
lola: fired transitions : 39349
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 96 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 97 (type EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 100 (type SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-11 (obsolete)
lola: LAUNCH task # 57 (type SKEL/FNDP) for 21 LamportFastMutEx-COL-5-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type SKEL/EQUN) for 21 LamportFastMutEx-COL-5-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SKEL/SRCH) for 21 LamportFastMutEx-COL-5-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type SKEL/SRCH) for 21 LamportFastMutEx-COL-5-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 96 (type SKEL/FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-11
lola: result : unknown
lola: fired transitions : 25759
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: @ trans T-yne0_4
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: @ trans T-fordo_12
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-97.sara.
lola: @ trans T-xeqi_10
lola: @ trans T-sety_9
lola: @ trans T-setbi_2
lola: @ trans T-awaity
lola: @ trans T-setbi_11
lola: @ trans T-ynei_15
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-58.sara.
lola: @ trans T-forod_13
lola: @ trans T-setbi_5
lola: @ trans T-xnei_10
lola: @ trans T-await_13
lola: @ trans T-yeq0_4
lola: @ trans T-yeqi_15
lola: @ trans T-sety0_23
lola: @ trans T-setx_3
lola: FINISHED task # 60 (type SKEL/SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-07
lola: result : false
lola: markings : 11530
lola: fired transitions : 34398
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 57 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 58 (type EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 61 (type SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-07 (obsolete)
lola: LAUNCH task # 89 (type SKEL/FNDP) for 0 LamportFastMutEx-COL-5-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 90 (type SKEL/EQUN) for 0 LamportFastMutEx-COL-5-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 92 (type SKEL/SRCH) for 0 LamportFastMutEx-COL-5-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 93 (type SKEL/SRCH) for 0 LamportFastMutEx-COL-5-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 57 (type SKEL/FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-07
lola: result : unknown
lola: fired transitions : 82837
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 92 (type SKEL/SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-00
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: markings : 22
lola: fired transitions : 22
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 89 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 90 (type EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 93 (type SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-00 (obsolete)
lola: LAUNCH task # 140 (type SKEL/FNDP) for 24 LamportFastMutEx-COL-5-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 155 (type SKEL/EQUN) for 24 LamportFastMutEx-COL-5-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 157 (type SKEL/SRCH) for 24 LamportFastMutEx-COL-5-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 158 (type SKEL/SRCH) for 24 LamportFastMutEx-COL-5-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 157 (type SKEL/SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-08
lola: result : true
lola: markings : 17
lola: fired transitions : 16
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 140 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 155 (type EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 158 (type SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-08 (obsolete)
lola: LAUNCH task # 105 (type SKEL/FNDP) for 6 LamportFastMutEx-COL-5-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 106 (type SKEL/EQUN) for 6 LamportFastMutEx-COL-5-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 108 (type SKEL/SRCH) for 6 LamportFastMutEx-COL-5-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 109 (type SKEL/SRCH) for 6 LamportFastMutEx-COL-5-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 158 (type SKEL/SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-08
lola: result : true
lola: markings : 97
lola: fired transitions : 104
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 89 (type SKEL/FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-00
lola: result : unknown
lola: fired transitions : 52853
lola: tried executions : 7334
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 58 (type SKEL/EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-07
lola: result : false
lola: FINISHED task # 109 (type SKEL/SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-02
lola: result : true
lola: markings : 24
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 105 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 106 (type EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 108 (type SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-02 (obsolete)
lola: LAUNCH task # 65 (type SKEL/FNDP) for 30 LamportFastMutEx-COL-5-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type SKEL/EQUN) for 30 LamportFastMutEx-COL-5-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type SKEL/SRCH) for 30 LamportFastMutEx-COL-5-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type SKEL/SRCH) for 30 LamportFastMutEx-COL-5-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 97 (type SKEL/EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-11
lola: result : false
lola: FINISHED task # 140 (type SKEL/FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-08
lola: result : true
lola: fired transitions : 15
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 105 (type SKEL/FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-02
lola: result : true
lola: fired transitions : 6
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: FINISHED task # 69 (type SKEL/SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-10
lola: result : false
lola: markings : 16475
lola: fired transitions : 52660
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 65 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 66 (type EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 68 (type SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-10 (obsolete)
lola: LAUNCH task # 139 (type SKEL/FNDP) for 18 LamportFastMutEx-COL-5-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 145 (type SKEL/EQUN) for 18 LamportFastMutEx-COL-5-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 147 (type SKEL/SRCH) for 18 LamportFastMutEx-COL-5-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 148 (type SKEL/SRCH) for 18 LamportFastMutEx-COL-5-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 65 (type SKEL/FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-10
lola: result : unknown
lola: fired transitions : 88992
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 147 (type SKEL/SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-06
lola: result : false
lola: markings : 4300
lola: fired transitions : 13677
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 148 (type SKEL/SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-06
lola: result : false
lola: markings : 2020
lola: fired transitions : 4028
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 139 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-06 (obsolete)
lola: CANCELED task # 145 (type EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-06 (obsolete)
lola: LAUNCH task # 134 (type SKEL/FNDP) for 9 LamportFastMutEx-COL-5-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 137 (type SKEL/EQUN) for 9 LamportFastMutEx-COL-5-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 152 (type SKEL/SRCH) for 9 LamportFastMutEx-COL-5-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 153 (type SKEL/SRCH) for 9 LamportFastMutEx-COL-5-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 139 (type SKEL/FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-06
lola: result : unknown
lola: fired transitions : 32356
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 152 (type SKEL/SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-03
lola: result : false
lola: markings : 1913
lola: fired transitions : 3688
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 134 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 137 (type EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 153 (type SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-03 (obsolete)
lola: LAUNCH task # 121 (type SKEL/FNDP) for 45 LamportFastMutEx-COL-5-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 127 (type SKEL/EQUN) for 45 LamportFastMutEx-COL-5-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 129 (type SKEL/SRCH) for 45 LamportFastMutEx-COL-5-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 130 (type SKEL/SRCH) for 45 LamportFastMutEx-COL-5-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 134 (type SKEL/FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-03
lola: result : unknown
lola: fired transitions : 7019
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 129 (type SKEL/SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-15
lola: result : false
lola: markings : 6172
lola: fired transitions : 16825
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 121 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 127 (type EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 130 (type SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-15 (obsolete)
lola: LAUNCH task # 81 (type SKEL/FNDP) for 42 LamportFastMutEx-COL-5-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type SKEL/EQUN) for 42 LamportFastMutEx-COL-5-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type SKEL/SRCH) for 42 LamportFastMutEx-COL-5-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 85 (type SKEL/SRCH) for 42 LamportFastMutEx-COL-5-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 121 (type SKEL/FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-15
lola: result : unknown
lola: fired transitions : 30548
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 84 (type SKEL/SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-14
lola: result : true
lola: markings : 16
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 81 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 82 (type EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 85 (type SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-14 (obsolete)
lola: LAUNCH task # 136 (type SKEL/FNDP) for 36 LamportFastMutEx-COL-5-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 141 (type SKEL/EQUN) for 36 LamportFastMutEx-COL-5-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 150 (type SKEL/SRCH) for 36 LamportFastMutEx-COL-5-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 151 (type SKEL/SRCH) for 36 LamportFastMutEx-COL-5-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 81 (type SKEL/FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-14
lola: result : true
lola: fired transitions : 14
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 150 (type SKEL/SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-12
lola: result : false
lola: markings : 311
lola: fired transitions : 844
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 136 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 141 (type EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 151 (type SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-12 (obsolete)
lola: LAUNCH task # 120 (type SKEL/FNDP) for 27 LamportFastMutEx-COL-5-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 131 (type SKEL/EQUN) for 27 LamportFastMutEx-COL-5-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 143 (type SKEL/SRCH) for 27 LamportFastMutEx-COL-5-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 144 (type SKEL/SRCH) for 27 LamportFastMutEx-COL-5-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 136 (type SKEL/FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-12
lola: result : unknown
lola: fired transitions : 2134
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 143 (type SKEL/SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-09
lola: result : false
lola: markings : 496
lola: fired transitions : 1154
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 120 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 131 (type EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 144 (type SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-09 (obsolete)
lola: LAUNCH task # 73 (type SKEL/FNDP) for 12 LamportFastMutEx-COL-5-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type SKEL/EQUN) for 12 LamportFastMutEx-COL-5-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 76 (type SKEL/SRCH) for 12 LamportFastMutEx-COL-5-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 77 (type SKEL/SRCH) for 12 LamportFastMutEx-COL-5-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 76 (type SKEL/SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-04
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 73 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 74 (type EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 77 (type SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-04 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-74.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-155.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-66.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 155 (type SKEL/EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-08
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-145.sara.
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-82.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-137.sara.
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-127.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 74 (type SKEL/EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-04
lola: result : false
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-141.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-90.sara.
lola: FINISHED task # 82 (type SKEL/EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-14
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-131.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 137 (type SKEL/EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-03
lola: result : false
lola: FINISHED task # 127 (type SKEL/EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-15
lola: result : false
lola: FINISHED task # 145 (type SKEL/EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-06
lola: result : false
lola: FINISHED task # 131 (type SKEL/EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-09
lola: result : false
lola: Rule S: 58 transitions removed,37 places removed
lola: planning for LamportFastMutEx-COL-5-ReachabilityCardinality-12 stopped (result already fixed).
lola: planning for LamportFastMutEx-COL-5-ReachabilityCardinality-09 stopped (result already fixed).
lola: planning for LamportFastMutEx-COL-5-ReachabilityCardinality-06 stopped (result already fixed).
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-106.sara.
sara: place or transition ordering is non-deterministic
lola: planning for LamportFastMutEx-COL-5-ReachabilityCardinality-13 stopped (result already fixed).
lola: planning for LamportFastMutEx-COL-5-ReachabilityCardinality-05 stopped (result already fixed).
lola: planning for LamportFastMutEx-COL-5-ReachabilityCardinality-11 stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: planning for LamportFastMutEx-COL-5-ReachabilityCardinality-03 stopped (result already fixed).
lola: LAUNCH task # 167 (type EXCL) for 24 LamportFastMutEx-COL-5-ReachabilityCardinality-08
lola: time limit : 1199 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 163 (type FNDP) for 24 LamportFastMutEx-COL-5-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 164 (type EQUN) for 24 LamportFastMutEx-COL-5-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 166 (type SRCH) for 24 LamportFastMutEx-COL-5-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: planning for LamportFastMutEx-COL-5-ReachabilityCardinality-10 stopped (result already fixed).
lola: planning for LamportFastMutEx-COL-5-ReachabilityCardinality-07 stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 141 (type SKEL/EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-12
lola: result : false
lola: FINISHED task # 167 (type EXCL) for LamportFastMutEx-COL-5-ReachabilityCardinality-08
lola: result : true
lola: markings : 117
lola: fired transitions : 127
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 163 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 164 (type EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 166 (type SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-08 (obsolete)
lola: FINISHED task # 163 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-08
lola: result : true
lola: fired transitions : 160
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 174 (type EXCL) for 42 LamportFastMutEx-COL-5-ReachabilityCardinality-14
lola: time limit : 1799 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 170 (type FNDP) for 42 LamportFastMutEx-COL-5-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 171 (type EQUN) for 42 LamportFastMutEx-COL-5-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 173 (type SRCH) for 42 LamportFastMutEx-COL-5-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-164.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 66 (type SKEL/EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-10
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-171.sara.
lola: FINISHED task # 174 (type EXCL) for LamportFastMutEx-COL-5-ReachabilityCardinality-14
lola: result : true
lola: markings : 621
lola: fired transitions : 775
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 173 (type SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-14
lola: result : true
lola: markings : 137
lola: fired transitions : 149
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 170 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 171 (type EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-14 (obsolete)
lola: LAUNCH task # 180 (type EXCL) for 6 LamportFastMutEx-COL-5-ReachabilityCardinality-02
lola: time limit : 3599 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 176 (type FNDP) for 6 LamportFastMutEx-COL-5-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 177 (type EQUN) for 6 LamportFastMutEx-COL-5-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 179 (type SRCH) for 6 LamportFastMutEx-COL-5-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 170 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-14
lola: result : unknown
lola: fired transitions : 136
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 179 (type SRCH) for LamportFastMutEx-COL-5-ReachabilityCardinality-02
lola: result : true
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 176 (type FNDP) for LamportFastMutEx-COL-5-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 177 (type EQUN) for LamportFastMutEx-COL-5-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 180 (type EXCL) for LamportFastMutEx-COL-5-ReachabilityCardinality-02 (obsolete)
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-ReachabilityCardinality-00: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-5-ReachabilityCardinality-01: INITIAL false skeleton: preprocessing
LamportFastMutEx-COL-5-ReachabilityCardinality-02: EF true tandem / insertion
LamportFastMutEx-COL-5-ReachabilityCardinality-03: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-5-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-5-ReachabilityCardinality-05: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-5-ReachabilityCardinality-06: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-5-ReachabilityCardinality-07: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-5-ReachabilityCardinality-08: AG false tandem / relaxed
LamportFastMutEx-COL-5-ReachabilityCardinality-09: AG true skeleton: tandem / insertion
LamportFastMutEx-COL-5-ReachabilityCardinality-10: AG true skeleton: tandem / relaxed
LamportFastMutEx-COL-5-ReachabilityCardinality-11: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-5-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
LamportFastMutEx-COL-5-ReachabilityCardinality-13: AG true skeleton: tandem / relaxed
LamportFastMutEx-COL-5-ReachabilityCardinality-14: AG false tandem / insertion
LamportFastMutEx-COL-5-ReachabilityCardinality-15: AG true skeleton: tandem / insertion
Time elapsed: 1 secs. Pages in use: 2
lola: rewrite Frontend/Parser/formula_rewrite.k:711
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-COL-5"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is LamportFastMutEx-COL-5, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416000366"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-COL-5.tgz
mv LamportFastMutEx-COL-5 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;