Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856415800290.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Kanban-PT-01000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856415800290
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 396K
-rw-r--r-- 1 mcc users 5.3K Feb 25 11:57 CTLCardinality.txt
-rw-r--r-- 1 mcc users 51K Feb 25 11:57 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.4K Feb 25 11:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 35K Feb 25 11:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:19 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 16:19 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:19 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:19 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.2K Feb 25 11:58 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 91K Feb 25 11:58 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.9K Feb 25 11:58 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Feb 25 11:58 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:19 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:19 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 14K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Kanban-PT-01000-CTLFireability-00
FORMULA_NAME Kanban-PT-01000-CTLFireability-01
FORMULA_NAME Kanban-PT-01000-CTLFireability-02
FORMULA_NAME Kanban-PT-01000-CTLFireability-03
FORMULA_NAME Kanban-PT-01000-CTLFireability-04
FORMULA_NAME Kanban-PT-01000-CTLFireability-05
FORMULA_NAME Kanban-PT-01000-CTLFireability-06
FORMULA_NAME Kanban-PT-01000-CTLFireability-07
FORMULA_NAME Kanban-PT-01000-CTLFireability-08
FORMULA_NAME Kanban-PT-01000-CTLFireability-09
FORMULA_NAME Kanban-PT-01000-CTLFireability-10
FORMULA_NAME Kanban-PT-01000-CTLFireability-11
FORMULA_NAME Kanban-PT-01000-CTLFireability-12
FORMULA_NAME Kanban-PT-01000-CTLFireability-13
FORMULA_NAME Kanban-PT-01000-CTLFireability-14
FORMULA_NAME Kanban-PT-01000-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679443974864

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Kanban-PT-01000
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 00:12:56] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 00:12:56] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 00:12:56] [INFO ] Load time of PNML (sax parser for PT used): 20 ms
[2023-03-22 00:12:56] [INFO ] Transformed 16 places.
[2023-03-22 00:12:56] [INFO ] Transformed 16 transitions.
[2023-03-22 00:12:56] [INFO ] Parsed PT model containing 16 places and 16 transitions and 40 arcs in 75 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Initial state reduction rules removed 4 formulas.
FORMULA Kanban-PT-01000-CTLFireability-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Kanban-PT-01000-CTLFireability-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Kanban-PT-01000-CTLFireability-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Kanban-PT-01000-CTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 13 out of 16 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 16/16 places, 16/16 transitions.
Applied a total of 0 rules in 8 ms. Remains 16 /16 variables (removed 0) and now considering 16/16 (removed 0) transitions.
// Phase 1: matrix 16 rows 16 cols
[2023-03-22 00:12:56] [INFO ] Computed 5 place invariants in 5 ms
[2023-03-22 00:12:56] [INFO ] Implicit Places using invariants in 145 ms returned []
[2023-03-22 00:12:56] [INFO ] Invariant cache hit.
[2023-03-22 00:12:56] [INFO ] Implicit Places using invariants and state equation in 45 ms returned []
Implicit Place search using SMT with State Equation took 222 ms to find 0 implicit places.
[2023-03-22 00:12:56] [INFO ] Invariant cache hit.
[2023-03-22 00:12:56] [INFO ] Dead Transitions using invariants and state equation in 38 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 269 ms. Remains : 16/16 places, 16/16 transitions.
Support contains 13 out of 16 places after structural reductions.
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 13 ms
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 3 ms
[2023-03-22 00:12:57] [INFO ] Input system was already deterministic with 16 transitions.
Incomplete random walk after 10019 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 18) seen :14
Finished Best-First random walk after 581 steps, including 0 resets, run visited all 4 properties in 11 ms. (steps per millisecond=52 )
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 2 ms
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 3 ms
[2023-03-22 00:12:57] [INFO ] Input system was already deterministic with 16 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 16/16 places, 16/16 transitions.
Graph (trivial) has 13 edges and 16 vertex of which 8 / 16 are part of one of the 4 SCC in 2 ms
Free SCC test removed 4 places
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Ensure Unique test removed 1 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 11 transition count 11
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 3 place count 10 transition count 11
Applied a total of 3 rules in 8 ms. Remains 10 /16 variables (removed 6) and now considering 11/16 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 10/16 places, 11/16 transitions.
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 1 ms
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 2 ms
[2023-03-22 00:12:57] [INFO ] Input system was already deterministic with 11 transitions.
Finished random walk after 1001 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=500 )
FORMULA Kanban-PT-01000-CTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 16/16 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 16 /16 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 16/16 places, 16/16 transitions.
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 2 ms
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 2 ms
[2023-03-22 00:12:57] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 16/16 places, 16/16 transitions.
Graph (trivial) has 8 edges and 16 vertex of which 4 / 16 are part of one of the 2 SCC in 0 ms
Free SCC test removed 2 places
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Ensure Unique test removed 1 places
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 13 transition count 13
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 3 place count 12 transition count 13
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 5 place count 11 transition count 12
Applied a total of 5 rules in 30 ms. Remains 11 /16 variables (removed 5) and now considering 12/16 (removed 4) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 30 ms. Remains : 11/16 places, 12/16 transitions.
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 1 ms
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 1 ms
[2023-03-22 00:12:57] [INFO ] Input system was already deterministic with 12 transitions.
Starting structural reductions in LTL mode, iteration 0 : 16/16 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 16 /16 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 16/16 places, 16/16 transitions.
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 1 ms
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 1 ms
[2023-03-22 00:12:57] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 16/16 places, 16/16 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 15 transition count 16
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 2 place count 14 transition count 15
Iterating global reduction 1 with 1 rules applied. Total rules applied 3 place count 14 transition count 15
Applied a total of 3 rules in 2 ms. Remains 14 /16 variables (removed 2) and now considering 15/16 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 14/16 places, 15/16 transitions.
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 1 ms
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 1 ms
[2023-03-22 00:12:57] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 16/16 places, 16/16 transitions.
Graph (trivial) has 11 edges and 16 vertex of which 6 / 16 are part of one of the 3 SCC in 0 ms
Free SCC test removed 3 places
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Ensure Unique test removed 1 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 12 transition count 12
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 3 place count 11 transition count 12
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 5 place count 10 transition count 11
Applied a total of 5 rules in 24 ms. Remains 10 /16 variables (removed 6) and now considering 11/16 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 24 ms. Remains : 10/16 places, 11/16 transitions.
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 1 ms
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 1 ms
[2023-03-22 00:12:57] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 16/16 places, 16/16 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 15 transition count 16
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 2 place count 14 transition count 15
Iterating global reduction 1 with 1 rules applied. Total rules applied 3 place count 14 transition count 15
Applied a total of 3 rules in 1 ms. Remains 14 /16 variables (removed 2) and now considering 15/16 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 14/16 places, 15/16 transitions.
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 2 ms
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 1 ms
[2023-03-22 00:12:57] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in LTL mode, iteration 0 : 16/16 places, 16/16 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 15 transition count 16
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 2 place count 14 transition count 15
Iterating global reduction 1 with 1 rules applied. Total rules applied 3 place count 14 transition count 15
Applied a total of 3 rules in 1 ms. Remains 14 /16 variables (removed 2) and now considering 15/16 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 14/16 places, 15/16 transitions.
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 1 ms
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 1 ms
[2023-03-22 00:12:57] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in LTL mode, iteration 0 : 16/16 places, 16/16 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 15 transition count 16
Applied a total of 1 rules in 0 ms. Remains 15 /16 variables (removed 1) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 15/16 places, 16/16 transitions.
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 1 ms
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 1 ms
[2023-03-22 00:12:57] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 16/16 places, 16/16 transitions.
Graph (trivial) has 11 edges and 16 vertex of which 6 / 16 are part of one of the 3 SCC in 1 ms
Free SCC test removed 3 places
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Ensure Unique test removed 1 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 12 transition count 12
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 3 place count 11 transition count 12
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 5 place count 10 transition count 11
Applied a total of 5 rules in 25 ms. Remains 10 /16 variables (removed 6) and now considering 11/16 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 25 ms. Remains : 10/16 places, 11/16 transitions.
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 1 ms
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 1 ms
[2023-03-22 00:12:57] [INFO ] Input system was already deterministic with 11 transitions.
Finished random walk after 1002 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=1002 )
FORMULA Kanban-PT-01000-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 16/16 places, 16/16 transitions.
Graph (trivial) has 4 edges and 16 vertex of which 2 / 16 are part of one of the 1 SCC in 0 ms
Free SCC test removed 1 places
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 15 transition count 14
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 3 place count 14 transition count 14
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 4 place count 13 transition count 13
Iterating global reduction 2 with 1 rules applied. Total rules applied 5 place count 13 transition count 13
Applied a total of 5 rules in 2 ms. Remains 13 /16 variables (removed 3) and now considering 13/16 (removed 3) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 13/16 places, 13/16 transitions.
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 1 ms
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 0 ms
[2023-03-22 00:12:57] [INFO ] Input system was already deterministic with 13 transitions.
Starting structural reductions in LTL mode, iteration 0 : 16/16 places, 16/16 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 15 transition count 15
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 15 transition count 15
Applied a total of 2 rules in 1 ms. Remains 15 /16 variables (removed 1) and now considering 15/16 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 15/16 places, 15/16 transitions.
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 1 ms
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 0 ms
[2023-03-22 00:12:57] [INFO ] Input system was already deterministic with 15 transitions.
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 2 ms
[2023-03-22 00:12:57] [INFO ] Flatten gal took : 1 ms
[2023-03-22 00:12:57] [INFO ] Export to MCC of 10 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-22 00:12:57] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 16 places, 16 transitions and 40 arcs took 1 ms.
Total runtime 1225 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Kanban-PT-01000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA Kanban-PT-01000-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Kanban-PT-01000-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Kanban-PT-01000-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Kanban-PT-01000-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Kanban-PT-01000-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Kanban-PT-01000-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Kanban-PT-01000-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679444023657

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 1 (type EXCL) for 0 Kanban-PT-01000-CTLFireability-01
lola: time limit : 300 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Kanban-PT-01000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Kanban-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/360 9/32 Kanban-PT-01000-CTLFireability-01 1946240 m, 389248 m/sec, 7213987 t fired, .

Time elapsed: 5 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Kanban-PT-01000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Kanban-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/360 17/32 Kanban-PT-01000-CTLFireability-01 4008777 m, 412507 m/sec, 15386480 t fired, .

Time elapsed: 10 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Kanban-PT-01000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Kanban-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/360 26/32 Kanban-PT-01000-CTLFireability-01 6038483 m, 405941 m/sec, 23413997 t fired, .

Time elapsed: 15 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 10
lola: CANCELED task # 1 (type EXCL) for Kanban-PT-01000-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Kanban-PT-01000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Kanban-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: LAUNCH task # 28 (type EXCL) for 27 Kanban-PT-01000-CTLFireability-15
lola: time limit : 397 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for Kanban-PT-01000-CTLFireability-15
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 Kanban-PT-01000-CTLFireability-12
lola: time limit : 447 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for Kanban-PT-01000-CTLFireability-12
lola: result : true
lola: markings : 7009
lola: fired transitions : 8011
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 Kanban-PT-01000-CTLFireability-10
lola: time limit : 511 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for Kanban-PT-01000-CTLFireability-10
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 Kanban-PT-01000-CTLFireability-07
lola: time limit : 596 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for Kanban-PT-01000-CTLFireability-07
lola: result : false
lola: markings : 11
lola: fired transitions : 19
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 Kanban-PT-01000-CTLFireability-04
lola: time limit : 716 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for Kanban-PT-01000-CTLFireability-04
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 Kanban-PT-01000-CTLFireability-03
lola: time limit : 895 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for Kanban-PT-01000-CTLFireability-03
lola: result : false
lola: markings : 94369
lola: fired transitions : 193799
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 Kanban-PT-01000-CTLFireability-02
lola: time limit : 1193 sec
lola: memory limit: 32 pages
lola: CANCELED task # 4 (type EXCL) for Kanban-PT-01000-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Kanban-PT-01000-CTLFireability-03: CTL false CTL model checker
Kanban-PT-01000-CTLFireability-04: CTL true CTL model checker
Kanban-PT-01000-CTLFireability-07: CTL false CTL model checker
Kanban-PT-01000-CTLFireability-10: CTL false CTL model checker
Kanban-PT-01000-CTLFireability-12: CTL true CTL model checker
Kanban-PT-01000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Kanban-PT-01000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Kanban-PT-01000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Kanban-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Kanban-PT-01000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: LAUNCH task # 13 (type EXCL) for 12 Kanban-PT-01000-CTLFireability-05
lola: time limit : 1787 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Kanban-PT-01000-CTLFireability-03: CTL false CTL model checker
Kanban-PT-01000-CTLFireability-04: CTL true CTL model checker
Kanban-PT-01000-CTLFireability-07: CTL false CTL model checker
Kanban-PT-01000-CTLFireability-10: CTL false CTL model checker
Kanban-PT-01000-CTLFireability-12: CTL true CTL model checker
Kanban-PT-01000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Kanban-PT-01000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Kanban-PT-01000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Kanban-PT-01000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Kanban-PT-01000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/1787 13/32 Kanban-PT-01000-CTLFireability-05 2913100 m, 582620 m/sec, 11571529 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Kanban-PT-01000-CTLFireability-03: CTL false CTL model checker
Kanban-PT-01000-CTLFireability-04: CTL true CTL model checker
Kanban-PT-01000-CTLFireability-07: CTL false CTL model checker
Kanban-PT-01000-CTLFireability-10: CTL false CTL model checker
Kanban-PT-01000-CTLFireability-12: CTL true CTL model checker
Kanban-PT-01000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Kanban-PT-01000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Kanban-PT-01000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Kanban-PT-01000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Kanban-PT-01000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/1787 23/32 Kanban-PT-01000-CTLFireability-05 5293231 m, 476026 m/sec, 23140808 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Kanban-PT-01000-CTLFireability-03: CTL false CTL model checker
Kanban-PT-01000-CTLFireability-04: CTL true CTL model checker
Kanban-PT-01000-CTLFireability-07: CTL false CTL model checker
Kanban-PT-01000-CTLFireability-10: CTL false CTL model checker
Kanban-PT-01000-CTLFireability-12: CTL true CTL model checker
Kanban-PT-01000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Kanban-PT-01000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Kanban-PT-01000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Kanban-PT-01000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Kanban-PT-01000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/1787 32/32 Kanban-PT-01000-CTLFireability-05 7392992 m, 419952 m/sec, 34746118 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: CANCELED task # 13 (type EXCL) for Kanban-PT-01000-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Kanban-PT-01000-CTLFireability-03: CTL false CTL model checker
Kanban-PT-01000-CTLFireability-04: CTL true CTL model checker
Kanban-PT-01000-CTLFireability-07: CTL false CTL model checker
Kanban-PT-01000-CTLFireability-10: CTL false CTL model checker
Kanban-PT-01000-CTLFireability-12: CTL true CTL model checker
Kanban-PT-01000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Kanban-PT-01000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Kanban-PT-01000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Kanban-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Kanban-PT-01000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: LAUNCH task # 25 (type EXCL) for 24 Kanban-PT-01000-CTLFireability-14
lola: time limit : 3555 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for Kanban-PT-01000-CTLFireability-14
lola: result : true
lola: markings : 6002
lola: fired transitions : 14007
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 10

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Kanban-PT-01000-CTLFireability-01: CTL unknown AGGR
Kanban-PT-01000-CTLFireability-02: CTL unknown AGGR
Kanban-PT-01000-CTLFireability-03: CTL false CTL model checker
Kanban-PT-01000-CTLFireability-04: CTL true CTL model checker
Kanban-PT-01000-CTLFireability-05: CTL unknown AGGR
Kanban-PT-01000-CTLFireability-07: CTL false CTL model checker
Kanban-PT-01000-CTLFireability-10: CTL false CTL model checker
Kanban-PT-01000-CTLFireability-12: CTL true CTL model checker
Kanban-PT-01000-CTLFireability-14: CTL true CTL model checker
Kanban-PT-01000-CTLFireability-15: CTL true CTL model checker


Time elapsed: 45 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Kanban-PT-01000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Kanban-PT-01000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856415800290"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Kanban-PT-01000.tgz
mv Kanban-PT-01000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;