Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856415700186.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is JoinFreeModules-PT-0100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856415700186
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 724K
-rw-r--r-- 1 mcc users 7.5K Feb 25 11:55 CTLCardinality.txt
-rw-r--r-- 1 mcc users 79K Feb 25 11:55 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 25 11:55 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 25 11:55 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:18 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:18 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 16:18 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:18 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.1K Feb 25 11:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 90K Feb 25 11:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Feb 25 11:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 25 11:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:18 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:18 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 304K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-00
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-01
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-02
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-03
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-04
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-05
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-06
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-07
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-08
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-09
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-10
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-11
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-12
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-13
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-14
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679436264894

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=JoinFreeModules-PT-0100
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-21 22:04:26] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-21 22:04:26] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-21 22:04:26] [INFO ] Load time of PNML (sax parser for PT used): 92 ms
[2023-03-21 22:04:26] [INFO ] Transformed 501 places.
[2023-03-21 22:04:26] [INFO ] Transformed 801 transitions.
[2023-03-21 22:04:26] [INFO ] Parsed PT model containing 501 places and 801 transitions and 2302 arcs in 155 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Initial state reduction rules removed 3 formulas.
Reduce places removed 1 places and 0 transitions.
FORMULA JoinFreeModules-PT-0100-CTLFireability-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA JoinFreeModules-PT-0100-CTLFireability-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA JoinFreeModules-PT-0100-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 85 out of 500 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 500/500 places, 801/801 transitions.
Applied a total of 0 rules in 49 ms. Remains 500 /500 variables (removed 0) and now considering 801/801 (removed 0) transitions.
// Phase 1: matrix 801 rows 500 cols
[2023-03-21 22:04:26] [INFO ] Computed 100 place invariants in 28 ms
[2023-03-21 22:04:27] [INFO ] Dead Transitions using invariants and state equation in 538 ms found 0 transitions.
[2023-03-21 22:04:27] [INFO ] Invariant cache hit.
[2023-03-21 22:04:27] [INFO ] Implicit Places using invariants in 77 ms returned []
[2023-03-21 22:04:27] [INFO ] Invariant cache hit.
[2023-03-21 22:04:27] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-21 22:04:27] [INFO ] Implicit Places using invariants and state equation in 268 ms returned []
Implicit Place search using SMT with State Equation took 348 ms to find 0 implicit places.
[2023-03-21 22:04:27] [INFO ] Invariant cache hit.
[2023-03-21 22:04:27] [INFO ] Dead Transitions using invariants and state equation in 260 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1222 ms. Remains : 500/500 places, 801/801 transitions.
Support contains 85 out of 500 places after structural reductions.
[2023-03-21 22:04:27] [INFO ] Flatten gal took : 70 ms
[2023-03-21 22:04:27] [INFO ] Flatten gal took : 37 ms
[2023-03-21 22:04:27] [INFO ] Input system was already deterministic with 801 transitions.
Incomplete random walk after 10033 steps, including 2 resets, run finished after 113 ms. (steps per millisecond=88 ) properties (out of 76) seen :38
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 38) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 37) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 36) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 35) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 34) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 33) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 31) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 30) seen :1
Running SMT prover for 29 properties.
[2023-03-21 22:04:28] [INFO ] Invariant cache hit.
[2023-03-21 22:04:28] [INFO ] [Real]Absence check using 100 positive place invariants in 14 ms returned sat
[2023-03-21 22:04:29] [INFO ] After 1194ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:29
[2023-03-21 22:04:29] [INFO ] [Nat]Absence check using 100 positive place invariants in 16 ms returned sat
[2023-03-21 22:04:31] [INFO ] After 1486ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :29
[2023-03-21 22:04:31] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-21 22:04:32] [INFO ] After 1042ms SMT Verify possible using 100 Read/Feed constraints in natural domain returned unsat :0 sat :29
[2023-03-21 22:04:34] [INFO ] After 2631ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :29
Attempting to minimize the solution found.
Minimization took 1076 ms.
[2023-03-21 22:04:35] [INFO ] After 5725ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :29
Finished Parikh walk after 369 steps, including 0 resets, run visited all 1 properties in 6 ms. (steps per millisecond=61 )
Parikh walk visited 29 properties in 4451 ms.
[2023-03-21 22:04:39] [INFO ] Flatten gal took : 29 ms
[2023-03-21 22:04:39] [INFO ] Flatten gal took : 28 ms
[2023-03-21 22:04:39] [INFO ] Input system was already deterministic with 801 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 500/500 places, 801/801 transitions.
Applied a total of 0 rules in 13 ms. Remains 500 /500 variables (removed 0) and now considering 801/801 (removed 0) transitions.
[2023-03-21 22:04:39] [INFO ] Invariant cache hit.
[2023-03-21 22:04:40] [INFO ] Dead Transitions using invariants and state equation in 270 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 285 ms. Remains : 500/500 places, 801/801 transitions.
[2023-03-21 22:04:40] [INFO ] Flatten gal took : 23 ms
[2023-03-21 22:04:40] [INFO ] Flatten gal took : 20 ms
[2023-03-21 22:04:40] [INFO ] Input system was already deterministic with 801 transitions.
Starting structural reductions in LTL mode, iteration 0 : 500/500 places, 801/801 transitions.
Applied a total of 0 rules in 11 ms. Remains 500 /500 variables (removed 0) and now considering 801/801 (removed 0) transitions.
[2023-03-21 22:04:40] [INFO ] Invariant cache hit.
[2023-03-21 22:04:40] [INFO ] Dead Transitions using invariants and state equation in 265 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 279 ms. Remains : 500/500 places, 801/801 transitions.
[2023-03-21 22:04:40] [INFO ] Flatten gal took : 20 ms
[2023-03-21 22:04:40] [INFO ] Flatten gal took : 20 ms
[2023-03-21 22:04:40] [INFO ] Input system was already deterministic with 801 transitions.
Starting structural reductions in LTL mode, iteration 0 : 500/500 places, 801/801 transitions.
Applied a total of 0 rules in 6 ms. Remains 500 /500 variables (removed 0) and now considering 801/801 (removed 0) transitions.
[2023-03-21 22:04:40] [INFO ] Invariant cache hit.
[2023-03-21 22:04:40] [INFO ] Dead Transitions using invariants and state equation in 256 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 265 ms. Remains : 500/500 places, 801/801 transitions.
[2023-03-21 22:04:40] [INFO ] Flatten gal took : 19 ms
[2023-03-21 22:04:40] [INFO ] Flatten gal took : 18 ms
[2023-03-21 22:04:40] [INFO ] Input system was already deterministic with 801 transitions.
Starting structural reductions in LTL mode, iteration 0 : 500/500 places, 801/801 transitions.
Applied a total of 0 rules in 6 ms. Remains 500 /500 variables (removed 0) and now considering 801/801 (removed 0) transitions.
[2023-03-21 22:04:40] [INFO ] Invariant cache hit.
[2023-03-21 22:04:41] [INFO ] Dead Transitions using invariants and state equation in 262 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 270 ms. Remains : 500/500 places, 801/801 transitions.
[2023-03-21 22:04:41] [INFO ] Flatten gal took : 16 ms
[2023-03-21 22:04:41] [INFO ] Flatten gal took : 17 ms
[2023-03-21 22:04:41] [INFO ] Input system was already deterministic with 801 transitions.
Starting structural reductions in LTL mode, iteration 0 : 500/500 places, 801/801 transitions.
Applied a total of 0 rules in 6 ms. Remains 500 /500 variables (removed 0) and now considering 801/801 (removed 0) transitions.
[2023-03-21 22:04:41] [INFO ] Invariant cache hit.
[2023-03-21 22:04:41] [INFO ] Dead Transitions using invariants and state equation in 261 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 270 ms. Remains : 500/500 places, 801/801 transitions.
[2023-03-21 22:04:41] [INFO ] Flatten gal took : 15 ms
[2023-03-21 22:04:41] [INFO ] Flatten gal took : 16 ms
[2023-03-21 22:04:41] [INFO ] Input system was already deterministic with 801 transitions.
Starting structural reductions in LTL mode, iteration 0 : 500/500 places, 801/801 transitions.
Applied a total of 0 rules in 5 ms. Remains 500 /500 variables (removed 0) and now considering 801/801 (removed 0) transitions.
[2023-03-21 22:04:41] [INFO ] Invariant cache hit.
[2023-03-21 22:04:41] [INFO ] Dead Transitions using invariants and state equation in 260 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 266 ms. Remains : 500/500 places, 801/801 transitions.
[2023-03-21 22:04:41] [INFO ] Flatten gal took : 17 ms
[2023-03-21 22:04:41] [INFO ] Flatten gal took : 15 ms
[2023-03-21 22:04:41] [INFO ] Input system was already deterministic with 801 transitions.
Starting structural reductions in LTL mode, iteration 0 : 500/500 places, 801/801 transitions.
Applied a total of 0 rules in 4 ms. Remains 500 /500 variables (removed 0) and now considering 801/801 (removed 0) transitions.
[2023-03-21 22:04:42] [INFO ] Invariant cache hit.
[2023-03-21 22:04:42] [INFO ] Dead Transitions using invariants and state equation in 262 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 267 ms. Remains : 500/500 places, 801/801 transitions.
[2023-03-21 22:04:42] [INFO ] Flatten gal took : 14 ms
[2023-03-21 22:04:42] [INFO ] Flatten gal took : 14 ms
[2023-03-21 22:04:42] [INFO ] Input system was already deterministic with 801 transitions.
Starting structural reductions in LTL mode, iteration 0 : 500/500 places, 801/801 transitions.
Applied a total of 0 rules in 4 ms. Remains 500 /500 variables (removed 0) and now considering 801/801 (removed 0) transitions.
[2023-03-21 22:04:42] [INFO ] Invariant cache hit.
[2023-03-21 22:04:42] [INFO ] Dead Transitions using invariants and state equation in 293 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 300 ms. Remains : 500/500 places, 801/801 transitions.
[2023-03-21 22:04:42] [INFO ] Flatten gal took : 14 ms
[2023-03-21 22:04:42] [INFO ] Flatten gal took : 15 ms
[2023-03-21 22:04:42] [INFO ] Input system was already deterministic with 801 transitions.
Starting structural reductions in LTL mode, iteration 0 : 500/500 places, 801/801 transitions.
Applied a total of 0 rules in 4 ms. Remains 500 /500 variables (removed 0) and now considering 801/801 (removed 0) transitions.
[2023-03-21 22:04:42] [INFO ] Invariant cache hit.
[2023-03-21 22:04:42] [INFO ] Dead Transitions using invariants and state equation in 292 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 298 ms. Remains : 500/500 places, 801/801 transitions.
[2023-03-21 22:04:43] [INFO ] Flatten gal took : 18 ms
[2023-03-21 22:04:43] [INFO ] Flatten gal took : 27 ms
[2023-03-21 22:04:43] [INFO ] Input system was already deterministic with 801 transitions.
Starting structural reductions in LTL mode, iteration 0 : 500/500 places, 801/801 transitions.
Applied a total of 0 rules in 4 ms. Remains 500 /500 variables (removed 0) and now considering 801/801 (removed 0) transitions.
[2023-03-21 22:04:43] [INFO ] Invariant cache hit.
[2023-03-21 22:04:43] [INFO ] Dead Transitions using invariants and state equation in 289 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 295 ms. Remains : 500/500 places, 801/801 transitions.
[2023-03-21 22:04:43] [INFO ] Flatten gal took : 14 ms
[2023-03-21 22:04:43] [INFO ] Flatten gal took : 14 ms
[2023-03-21 22:04:43] [INFO ] Input system was already deterministic with 801 transitions.
Starting structural reductions in LTL mode, iteration 0 : 500/500 places, 801/801 transitions.
Applied a total of 0 rules in 5 ms. Remains 500 /500 variables (removed 0) and now considering 801/801 (removed 0) transitions.
[2023-03-21 22:04:43] [INFO ] Invariant cache hit.
[2023-03-21 22:04:43] [INFO ] Dead Transitions using invariants and state equation in 254 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 263 ms. Remains : 500/500 places, 801/801 transitions.
[2023-03-21 22:04:43] [INFO ] Flatten gal took : 13 ms
[2023-03-21 22:04:43] [INFO ] Flatten gal took : 14 ms
[2023-03-21 22:04:43] [INFO ] Input system was already deterministic with 801 transitions.
Starting structural reductions in LTL mode, iteration 0 : 500/500 places, 801/801 transitions.
Applied a total of 0 rules in 4 ms. Remains 500 /500 variables (removed 0) and now considering 801/801 (removed 0) transitions.
[2023-03-21 22:04:43] [INFO ] Invariant cache hit.
[2023-03-21 22:04:44] [INFO ] Dead Transitions using invariants and state equation in 266 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 271 ms. Remains : 500/500 places, 801/801 transitions.
[2023-03-21 22:04:44] [INFO ] Flatten gal took : 13 ms
[2023-03-21 22:04:44] [INFO ] Flatten gal took : 13 ms
[2023-03-21 22:04:44] [INFO ] Input system was already deterministic with 801 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 500/500 places, 801/801 transitions.
Applied a total of 0 rules in 35 ms. Remains 500 /500 variables (removed 0) and now considering 801/801 (removed 0) transitions.
[2023-03-21 22:04:44] [INFO ] Invariant cache hit.
[2023-03-21 22:04:44] [INFO ] Dead Transitions using invariants and state equation in 278 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 319 ms. Remains : 500/500 places, 801/801 transitions.
[2023-03-21 22:04:44] [INFO ] Flatten gal took : 13 ms
[2023-03-21 22:04:44] [INFO ] Flatten gal took : 13 ms
[2023-03-21 22:04:44] [INFO ] Input system was already deterministic with 801 transitions.
[2023-03-21 22:04:44] [INFO ] Flatten gal took : 19 ms
[2023-03-21 22:04:44] [INFO ] Flatten gal took : 14 ms
[2023-03-21 22:04:44] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 1 ms.
[2023-03-21 22:04:44] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 500 places, 801 transitions and 2300 arcs took 5 ms.
Total runtime 18330 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT JoinFreeModules-PT-0100
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/376
CTLFireability

FORMULA JoinFreeModules-PT-0100-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA JoinFreeModules-PT-0100-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA JoinFreeModules-PT-0100-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA JoinFreeModules-PT-0100-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA JoinFreeModules-PT-0100-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679436421724

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/376/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/376/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/376/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 53 (type SKEL/FNDP) for 0 JoinFreeModules-PT-0100-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type SKEL/EQUN) for 0 JoinFreeModules-PT-0100-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 55 (type SKEL/SRCH) for 0 JoinFreeModules-PT-0100-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 56 (type SKEL/SRCH) for 0 JoinFreeModules-PT-0100-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: RELEASE
lola: FINISHED task # 56 (type SKEL/SRCH) for JoinFreeModules-PT-0100-CTLFireability-00
lola: result : unknown
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 55 (type SKEL/SRCH) for JoinFreeModules-PT-0100-CTLFireability-00
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 53 (type FNDP) for JoinFreeModules-PT-0100-CTLFireability-00 (obsolete)
lola: CANCELED task # 54 (type EQUN) for JoinFreeModules-PT-0100-CTLFireability-00 (obsolete)
lola: FINISHED task # 53 (type SKEL/FNDP) for JoinFreeModules-PT-0100-CTLFireability-00
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
sara: try reading problem file /home/mcc/execution/376/CTLFireability-54.sara.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE

lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 60 (type EXCL) for 0 JoinFreeModules-PT-0100-CTLFireability-00
lola: time limit : 150 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 58 (type FNDP) for 0 JoinFreeModules-PT-0100-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type EQUN) for 0 JoinFreeModules-PT-0100-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type SRCH) for 0 JoinFreeModules-PT-0100-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 61 (type SRCH) for JoinFreeModules-PT-0100-CTLFireability-00
lola: result : unknown
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 54 (type SKEL/EQUN) for JoinFreeModules-PT-0100-CTLFireability-00
lola: result : true
lola: FINISHED task # 60 (type EXCL) for JoinFreeModules-PT-0100-CTLFireability-00
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 58 (type FNDP) for JoinFreeModules-PT-0100-CTLFireability-00 (obsolete)
lola: CANCELED task # 59 (type EQUN) for JoinFreeModules-PT-0100-CTLFireability-00 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 58 (type FNDP) for JoinFreeModules-PT-0100-CTLFireability-00
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/376/CTLFireability-59.sara.

lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 59 (type EQUN) for JoinFreeModules-PT-0100-CTLFireability-00
lola: result : true
lola: LAUNCH task # 8 (type EXCL) for 7 JoinFreeModules-PT-0100-CTLFireability-01
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:754
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 63 (type SKEL/SRCH) for 37 JoinFreeModules-PT-0100-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 63 (type SKEL/SRCH) for JoinFreeModules-PT-0100-CTLFireability-14
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:754
lola: rewrite Frontend/Parser/formula_rewrite.k:787
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-12: AXAF 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 5/240 3/32 JoinFreeModules-PT-0100-CTLFireability-01 636144 m, 127228 m/sec, 956033 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-12: AXAF 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 10/240 6/32 JoinFreeModules-PT-0100-CTLFireability-01 1301594 m, 133090 m/sec, 1956167 t fired, .

Time elapsed: 10 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-12: AXAF 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 15/240 9/32 JoinFreeModules-PT-0100-CTLFireability-01 1966425 m, 132966 m/sec, 2955324 t fired, .

Time elapsed: 15 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-12: AXAF 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 20/240 12/32 JoinFreeModules-PT-0100-CTLFireability-01 2626152 m, 131945 m/sec, 3946816 t fired, .

Time elapsed: 20 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-12: AXAF 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 25/240 14/32 JoinFreeModules-PT-0100-CTLFireability-01 3295324 m, 133834 m/sec, 4952634 t fired, .

Time elapsed: 25 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-12: AXAF 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 30/240 17/32 JoinFreeModules-PT-0100-CTLFireability-01 3959353 m, 132805 m/sec, 5950626 t fired, .

Time elapsed: 30 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-12: AXAF 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 35/240 20/32 JoinFreeModules-PT-0100-CTLFireability-01 4618963 m, 131922 m/sec, 6941985 t fired, .

Time elapsed: 35 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-12: AXAF 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 40/240 23/32 JoinFreeModules-PT-0100-CTLFireability-01 5277639 m, 131735 m/sec, 7931853 t fired, .

Time elapsed: 40 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-12: AXAF 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 45/240 25/32 JoinFreeModules-PT-0100-CTLFireability-01 5940610 m, 132594 m/sec, 8928221 t fired, .

Time elapsed: 45 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-12: AXAF 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 50/240 28/32 JoinFreeModules-PT-0100-CTLFireability-01 6604175 m, 132713 m/sec, 9925721 t fired, .

Time elapsed: 50 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-12: AXAF 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 55/240 31/32 JoinFreeModules-PT-0100-CTLFireability-01 7273968 m, 133958 m/sec, 10932303 t fired, .

Time elapsed: 55 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 8 (type EXCL) for JoinFreeModules-PT-0100-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-12: AXAF 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 64 (type EXCL) for 34 JoinFreeModules-PT-0100-CTLFireability-12
lola: time limit : 252 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL) for JoinFreeModules-PT-0100-CTLFireability-12
lola: result : true
lola: markings : 10
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 37 JoinFreeModules-PT-0100-CTLFireability-14
lola: time limit : 272 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for JoinFreeModules-PT-0100-CTLFireability-14
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 37 JoinFreeModules-PT-0100-CTLFireability-14
lola: time limit : 295 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for JoinFreeModules-PT-0100-CTLFireability-14
lola: result : false
lola: markings : 4
lola: fired transitions : 17
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 JoinFreeModules-PT-0100-CTLFireability-11
lola: time limit : 354 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for JoinFreeModules-PT-0100-CTLFireability-11
lola: result : false
lola: markings : 5
lola: fired transitions : 23
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 JoinFreeModules-PT-0100-CTLFireability-10
lola: time limit : 393 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for JoinFreeModules-PT-0100-CTLFireability-10
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 JoinFreeModules-PT-0100-CTLFireability-09
lola: time limit : 442 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for JoinFreeModules-PT-0100-CTLFireability-09
lola: result : true
lola: markings : 201
lola: fired transitions : 402
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 JoinFreeModules-PT-0100-CTLFireability-08
lola: time limit : 505 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0100-CTLFireability-09: CTL true CTL model checker
JoinFreeModules-PT-0100-CTLFireability-10: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-12: AXAF false state space /EXEG
JoinFreeModules-PT-0100-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/505 4/32 JoinFreeModules-PT-0100-CTLFireability-08 896213 m, 179242 m/sec, 1339112 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0100-CTLFireability-09: CTL true CTL model checker
JoinFreeModules-PT-0100-CTLFireability-10: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-12: AXAF false state space /EXEG
JoinFreeModules-PT-0100-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/505 8/32 JoinFreeModules-PT-0100-CTLFireability-08 1748248 m, 170407 m/sec, 2612223 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0100-CTLFireability-09: CTL true CTL model checker
JoinFreeModules-PT-0100-CTLFireability-10: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-12: AXAF false state space /EXEG
JoinFreeModules-PT-0100-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/505 11/32 JoinFreeModules-PT-0100-CTLFireability-08 2599781 m, 170306 m/sec, 3884608 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0100-CTLFireability-09: CTL true CTL model checker
JoinFreeModules-PT-0100-CTLFireability-10: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-12: AXAF false state space /EXEG
JoinFreeModules-PT-0100-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 22/505 14/32 JoinFreeModules-PT-0100-CTLFireability-08 3373273 m, 154698 m/sec, 5040365 t fired, .

Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0100-CTLFireability-09: CTL true CTL model checker
JoinFreeModules-PT-0100-CTLFireability-10: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-12: AXAF false state space /EXEG
JoinFreeModules-PT-0100-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 30/505 18/32 JoinFreeModules-PT-0100-CTLFireability-08 4121393 m, 149624 m/sec, 6158248 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0100-CTLFireability-09: CTL true CTL model checker
JoinFreeModules-PT-0100-CTLFireability-10: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-12: AXAF false state space /EXEG
JoinFreeModules-PT-0100-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 35/505 20/32 JoinFreeModules-PT-0100-CTLFireability-08 4650299 m, 105781 m/sec, 6948520 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0100-CTLFireability-09: CTL true CTL model checker
JoinFreeModules-PT-0100-CTLFireability-10: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-12: AXAF false state space /EXEG
JoinFreeModules-PT-0100-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 40/505 22/32 JoinFreeModules-PT-0100-CTLFireability-08 5157344 m, 101409 m/sec, 7706188 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0100-CTLFireability-09: CTL true CTL model checker
JoinFreeModules-PT-0100-CTLFireability-10: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-12: AXAF false state space /EXEG
JoinFreeModules-PT-0100-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 45/505 23/32 JoinFreeModules-PT-0100-CTLFireability-08 5444250 m, 57381 m/sec, 8134902 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0100-CTLFireability-09: CTL true CTL model checker
JoinFreeModules-PT-0100-CTLFireability-10: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-12: AXAF false state space /EXEG
JoinFreeModules-PT-0100-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 50/505 25/32 JoinFreeModules-PT-0100-CTLFireability-08 5986348 m, 108419 m/sec, 8944900 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0100-CTLFireability-09: CTL true CTL model checker
JoinFreeModules-PT-0100-CTLFireability-10: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-12: AXAF false state space /EXEG
JoinFreeModules-PT-0100-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 55/505 28/32 JoinFreeModules-PT-0100-CTLFireability-08 6555929 m, 113916 m/sec, 9795957 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0100-CTLFireability-09: CTL true CTL model checker
JoinFreeModules-PT-0100-CTLFireability-10: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-12: AXAF false state space /EXEG
JoinFreeModules-PT-0100-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 60/505 29/32 JoinFreeModules-PT-0100-CTLFireability-08 6951664 m, 79147 m/sec, 10387306 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0100-CTLFireability-09: CTL true CTL model checker
JoinFreeModules-PT-0100-CTLFireability-10: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-12: AXAF false state space /EXEG
JoinFreeModules-PT-0100-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 65/505 32/32 JoinFreeModules-PT-0100-CTLFireability-08 7564278 m, 122522 m/sec, 11302682 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 23 (type EXCL) for JoinFreeModules-PT-0100-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0100-CTLFireability-09: CTL true CTL model checker
JoinFreeModules-PT-0100-CTLFireability-10: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0100-CTLFireability-12: AXAF false state space /EXEG
JoinFreeModules-PT-0100-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0100-CTLFireability-00: DISJ 0 1 0 0 9 0 0 0
JoinFreeModules-PT-0100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 20 (type EXCL) for 19 JoinFreeModules-PT-0100-CTLFireability-05
lola: time limit : 578 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0100-CTLFireability-09: CTL true CTL model checker
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 542 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="JoinFreeModules-PT-0100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is JoinFreeModules-PT-0100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856415700186"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/JoinFreeModules-PT-0100.tgz
mv JoinFreeModules-PT-0100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;