About the Execution of LoLa+red for JoinFreeModules-PT-0020
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 7148.676 | 120196.00 | 107143.00 | 622.00 | T??F?T?FF?FFTTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r231-tall-167856415700170.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is JoinFreeModules-PT-0020, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856415700170
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 540K
-rw-r--r-- 1 mcc users 6.5K Feb 25 11:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K Feb 25 11:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Feb 25 11:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 25 11:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:18 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:18 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:18 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:18 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 11:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 118K Feb 25 11:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 11:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 94K Feb 25 11:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:18 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:18 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 61K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME JoinFreeModules-PT-0020-CTLFireability-00
FORMULA_NAME JoinFreeModules-PT-0020-CTLFireability-01
FORMULA_NAME JoinFreeModules-PT-0020-CTLFireability-02
FORMULA_NAME JoinFreeModules-PT-0020-CTLFireability-03
FORMULA_NAME JoinFreeModules-PT-0020-CTLFireability-04
FORMULA_NAME JoinFreeModules-PT-0020-CTLFireability-05
FORMULA_NAME JoinFreeModules-PT-0020-CTLFireability-06
FORMULA_NAME JoinFreeModules-PT-0020-CTLFireability-07
FORMULA_NAME JoinFreeModules-PT-0020-CTLFireability-08
FORMULA_NAME JoinFreeModules-PT-0020-CTLFireability-09
FORMULA_NAME JoinFreeModules-PT-0020-CTLFireability-10
FORMULA_NAME JoinFreeModules-PT-0020-CTLFireability-11
FORMULA_NAME JoinFreeModules-PT-0020-CTLFireability-12
FORMULA_NAME JoinFreeModules-PT-0020-CTLFireability-13
FORMULA_NAME JoinFreeModules-PT-0020-CTLFireability-14
FORMULA_NAME JoinFreeModules-PT-0020-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679435341037
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=JoinFreeModules-PT-0020
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-21 21:49:02] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-21 21:49:02] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-21 21:49:02] [INFO ] Load time of PNML (sax parser for PT used): 42 ms
[2023-03-21 21:49:02] [INFO ] Transformed 101 places.
[2023-03-21 21:49:02] [INFO ] Transformed 161 transitions.
[2023-03-21 21:49:02] [INFO ] Parsed PT model containing 101 places and 161 transitions and 462 arcs in 127 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Initial state reduction rules removed 3 formulas.
Reduce places removed 1 places and 0 transitions.
FORMULA JoinFreeModules-PT-0020-CTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA JoinFreeModules-PT-0020-CTLFireability-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA JoinFreeModules-PT-0020-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 61 out of 100 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 100/100 places, 161/161 transitions.
Applied a total of 0 rules in 11 ms. Remains 100 /100 variables (removed 0) and now considering 161/161 (removed 0) transitions.
// Phase 1: matrix 161 rows 100 cols
[2023-03-21 21:49:02] [INFO ] Computed 20 place invariants in 16 ms
[2023-03-21 21:49:03] [INFO ] Dead Transitions using invariants and state equation in 430 ms found 0 transitions.
[2023-03-21 21:49:03] [INFO ] Invariant cache hit.
[2023-03-21 21:49:03] [INFO ] Implicit Places using invariants in 34 ms returned []
[2023-03-21 21:49:03] [INFO ] Invariant cache hit.
[2023-03-21 21:49:03] [INFO ] State equation strengthened by 20 read => feed constraints.
[2023-03-21 21:49:03] [INFO ] Implicit Places using invariants and state equation in 64 ms returned []
Implicit Place search using SMT with State Equation took 100 ms to find 0 implicit places.
[2023-03-21 21:49:03] [INFO ] Invariant cache hit.
[2023-03-21 21:49:03] [INFO ] Dead Transitions using invariants and state equation in 75 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 640 ms. Remains : 100/100 places, 161/161 transitions.
Support contains 61 out of 100 places after structural reductions.
[2023-03-21 21:49:03] [INFO ] Flatten gal took : 29 ms
[2023-03-21 21:49:03] [INFO ] Flatten gal took : 11 ms
[2023-03-21 21:49:03] [INFO ] Input system was already deterministic with 161 transitions.
Finished random walk after 1989 steps, including 0 resets, run visited all 64 properties in 76 ms. (steps per millisecond=26 )
[2023-03-21 21:49:03] [INFO ] Flatten gal took : 7 ms
[2023-03-21 21:49:03] [INFO ] Flatten gal took : 8 ms
[2023-03-21 21:49:03] [INFO ] Input system was already deterministic with 161 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 100/100 places, 161/161 transitions.
Applied a total of 0 rules in 11 ms. Remains 100 /100 variables (removed 0) and now considering 161/161 (removed 0) transitions.
[2023-03-21 21:49:03] [INFO ] Invariant cache hit.
[2023-03-21 21:49:03] [INFO ] Dead Transitions using invariants and state equation in 74 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 87 ms. Remains : 100/100 places, 161/161 transitions.
[2023-03-21 21:49:03] [INFO ] Flatten gal took : 6 ms
[2023-03-21 21:49:03] [INFO ] Flatten gal took : 6 ms
[2023-03-21 21:49:03] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in LTL mode, iteration 0 : 100/100 places, 161/161 transitions.
Applied a total of 0 rules in 2 ms. Remains 100 /100 variables (removed 0) and now considering 161/161 (removed 0) transitions.
[2023-03-21 21:49:03] [INFO ] Invariant cache hit.
[2023-03-21 21:49:03] [INFO ] Dead Transitions using invariants and state equation in 62 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 66 ms. Remains : 100/100 places, 161/161 transitions.
[2023-03-21 21:49:03] [INFO ] Flatten gal took : 7 ms
[2023-03-21 21:49:03] [INFO ] Flatten gal took : 6 ms
[2023-03-21 21:49:03] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in LTL mode, iteration 0 : 100/100 places, 161/161 transitions.
Applied a total of 0 rules in 3 ms. Remains 100 /100 variables (removed 0) and now considering 161/161 (removed 0) transitions.
[2023-03-21 21:49:03] [INFO ] Invariant cache hit.
[2023-03-21 21:49:03] [INFO ] Dead Transitions using invariants and state equation in 62 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 66 ms. Remains : 100/100 places, 161/161 transitions.
[2023-03-21 21:49:03] [INFO ] Flatten gal took : 6 ms
[2023-03-21 21:49:03] [INFO ] Flatten gal took : 6 ms
[2023-03-21 21:49:03] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 100/100 places, 161/161 transitions.
Applied a total of 0 rules in 6 ms. Remains 100 /100 variables (removed 0) and now considering 161/161 (removed 0) transitions.
[2023-03-21 21:49:03] [INFO ] Invariant cache hit.
[2023-03-21 21:49:04] [INFO ] Dead Transitions using invariants and state equation in 63 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 70 ms. Remains : 100/100 places, 161/161 transitions.
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 6 ms
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 6 ms
[2023-03-21 21:49:04] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in LTL mode, iteration 0 : 100/100 places, 161/161 transitions.
Applied a total of 0 rules in 2 ms. Remains 100 /100 variables (removed 0) and now considering 161/161 (removed 0) transitions.
[2023-03-21 21:49:04] [INFO ] Invariant cache hit.
[2023-03-21 21:49:04] [INFO ] Dead Transitions using invariants and state equation in 64 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 68 ms. Remains : 100/100 places, 161/161 transitions.
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 5 ms
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 4 ms
[2023-03-21 21:49:04] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in LTL mode, iteration 0 : 100/100 places, 161/161 transitions.
Applied a total of 0 rules in 2 ms. Remains 100 /100 variables (removed 0) and now considering 161/161 (removed 0) transitions.
[2023-03-21 21:49:04] [INFO ] Invariant cache hit.
[2023-03-21 21:49:04] [INFO ] Dead Transitions using invariants and state equation in 81 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 84 ms. Remains : 100/100 places, 161/161 transitions.
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 5 ms
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 5 ms
[2023-03-21 21:49:04] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in LTL mode, iteration 0 : 100/100 places, 161/161 transitions.
Applied a total of 0 rules in 2 ms. Remains 100 /100 variables (removed 0) and now considering 161/161 (removed 0) transitions.
[2023-03-21 21:49:04] [INFO ] Invariant cache hit.
[2023-03-21 21:49:04] [INFO ] Dead Transitions using invariants and state equation in 70 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 74 ms. Remains : 100/100 places, 161/161 transitions.
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 6 ms
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 5 ms
[2023-03-21 21:49:04] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in LTL mode, iteration 0 : 100/100 places, 161/161 transitions.
Applied a total of 0 rules in 2 ms. Remains 100 /100 variables (removed 0) and now considering 161/161 (removed 0) transitions.
[2023-03-21 21:49:04] [INFO ] Invariant cache hit.
[2023-03-21 21:49:04] [INFO ] Dead Transitions using invariants and state equation in 75 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 78 ms. Remains : 100/100 places, 161/161 transitions.
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 5 ms
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 5 ms
[2023-03-21 21:49:04] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in LTL mode, iteration 0 : 100/100 places, 161/161 transitions.
Applied a total of 0 rules in 2 ms. Remains 100 /100 variables (removed 0) and now considering 161/161 (removed 0) transitions.
[2023-03-21 21:49:04] [INFO ] Invariant cache hit.
[2023-03-21 21:49:04] [INFO ] Dead Transitions using invariants and state equation in 60 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 63 ms. Remains : 100/100 places, 161/161 transitions.
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 5 ms
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 4 ms
[2023-03-21 21:49:04] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 100/100 places, 161/161 transitions.
Applied a total of 0 rules in 5 ms. Remains 100 /100 variables (removed 0) and now considering 161/161 (removed 0) transitions.
[2023-03-21 21:49:04] [INFO ] Invariant cache hit.
[2023-03-21 21:49:04] [INFO ] Dead Transitions using invariants and state equation in 88 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 93 ms. Remains : 100/100 places, 161/161 transitions.
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 5 ms
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 5 ms
[2023-03-21 21:49:04] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in LTL mode, iteration 0 : 100/100 places, 161/161 transitions.
Applied a total of 0 rules in 2 ms. Remains 100 /100 variables (removed 0) and now considering 161/161 (removed 0) transitions.
[2023-03-21 21:49:04] [INFO ] Invariant cache hit.
[2023-03-21 21:49:04] [INFO ] Dead Transitions using invariants and state equation in 62 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 66 ms. Remains : 100/100 places, 161/161 transitions.
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 4 ms
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 5 ms
[2023-03-21 21:49:04] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in LTL mode, iteration 0 : 100/100 places, 161/161 transitions.
Applied a total of 0 rules in 2 ms. Remains 100 /100 variables (removed 0) and now considering 161/161 (removed 0) transitions.
[2023-03-21 21:49:04] [INFO ] Invariant cache hit.
[2023-03-21 21:49:04] [INFO ] Dead Transitions using invariants and state equation in 70 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 74 ms. Remains : 100/100 places, 161/161 transitions.
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 4 ms
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 4 ms
[2023-03-21 21:49:04] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in LTL mode, iteration 0 : 100/100 places, 161/161 transitions.
Applied a total of 0 rules in 2 ms. Remains 100 /100 variables (removed 0) and now considering 161/161 (removed 0) transitions.
[2023-03-21 21:49:04] [INFO ] Invariant cache hit.
[2023-03-21 21:49:04] [INFO ] Dead Transitions using invariants and state equation in 76 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 80 ms. Remains : 100/100 places, 161/161 transitions.
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:49:04] [INFO ] Input system was already deterministic with 161 transitions.
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 4 ms
[2023-03-21 21:49:04] [INFO ] Flatten gal took : 4 ms
[2023-03-21 21:49:04] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-21 21:49:04] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 100 places, 161 transitions and 460 arcs took 1 ms.
Total runtime 2537 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT JoinFreeModules-PT-0020
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA JoinFreeModules-PT-0020-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA JoinFreeModules-PT-0020-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA JoinFreeModules-PT-0020-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA JoinFreeModules-PT-0020-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA JoinFreeModules-PT-0020-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA JoinFreeModules-PT-0020-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA JoinFreeModules-PT-0020-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA JoinFreeModules-PT-0020-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679435461233
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 39 (type SKEL/SRCH) for 18 JoinFreeModules-PT-0020-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 39 (type SKEL/SRCH) for JoinFreeModules-PT-0020-CTLFireability-07
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: planning for JoinFreeModules-PT-0020-CTLFireability-07 stopped (result already fixed).
lola: LAUNCH task # 4 (type EXCL) for 3 JoinFreeModules-PT-0020-CTLFireability-02
lola: time limit : 300 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/300 8/32 JoinFreeModules-PT-0020-CTLFireability-02 1212833 m, 242566 m/sec, 4048180 t fired, .
Time elapsed: 5 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/300 15/32 JoinFreeModules-PT-0020-CTLFireability-02 2372802 m, 231993 m/sec, 7922343 t fired, .
Time elapsed: 10 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/300 21/32 JoinFreeModules-PT-0020-CTLFireability-02 3491368 m, 223713 m/sec, 11656992 t fired, .
Time elapsed: 15 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/300 27/32 JoinFreeModules-PT-0020-CTLFireability-02 4611987 m, 224123 m/sec, 15401078 t fired, .
Time elapsed: 20 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 4 (type EXCL) for JoinFreeModules-PT-0020-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 37 (type EXCL) for 36 JoinFreeModules-PT-0020-CTLFireability-15
lola: time limit : 325 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for JoinFreeModules-PT-0020-CTLFireability-15
lola: result : false
lola: markings : 40
lola: fired transitions : 79
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 JoinFreeModules-PT-0020-CTLFireability-14
lola: time limit : 357 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for JoinFreeModules-PT-0020-CTLFireability-14
lola: result : false
lola: markings : 41
lola: fired transitions : 81
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 JoinFreeModules-PT-0020-CTLFireability-12
lola: time limit : 397 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for JoinFreeModules-PT-0020-CTLFireability-12
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 JoinFreeModules-PT-0020-CTLFireability-09
lola: time limit : 446 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0020-CTLFireability-12: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-14: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/446 17/32 JoinFreeModules-PT-0020-CTLFireability-09 2944368 m, 588873 m/sec, 3897937 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0020-CTLFireability-12: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-14: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/446 31/32 JoinFreeModules-PT-0020-CTLFireability-09 5645068 m, 540140 m/sec, 7463809 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 25 (type EXCL) for JoinFreeModules-PT-0020-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0020-CTLFireability-12: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-14: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 22 (type EXCL) for 21 JoinFreeModules-PT-0020-CTLFireability-08
lola: time limit : 508 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for JoinFreeModules-PT-0020-CTLFireability-08
lola: result : false
lola: markings : 4
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 JoinFreeModules-PT-0020-CTLFireability-06
lola: time limit : 593 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0020-CTLFireability-08: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-12: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-14: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/593 12/32 JoinFreeModules-PT-0020-CTLFireability-06 2033126 m, 406625 m/sec, 4724754 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0020-CTLFireability-08: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-12: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-14: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/593 22/32 JoinFreeModules-PT-0020-CTLFireability-06 4012495 m, 395873 m/sec, 9321704 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0020-CTLFireability-08: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-12: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-14: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/593 32/32 JoinFreeModules-PT-0020-CTLFireability-06 5848902 m, 367281 m/sec, 13581737 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 16 (type EXCL) for JoinFreeModules-PT-0020-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0020-CTLFireability-08: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-12: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-14: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 13 (type EXCL) for 12 JoinFreeModules-PT-0020-CTLFireability-05
lola: time limit : 708 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for JoinFreeModules-PT-0020-CTLFireability-05
lola: result : true
lola: markings : 5
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 JoinFreeModules-PT-0020-CTLFireability-03
lola: time limit : 885 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for JoinFreeModules-PT-0020-CTLFireability-03
lola: result : false
lola: markings : 214
lola: fired transitions : 468
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 JoinFreeModules-PT-0020-CTLFireability-01
lola: time limit : 1180 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-03: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-05: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0020-CTLFireability-08: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-12: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-14: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1180 12/32 JoinFreeModules-PT-0020-CTLFireability-01 2069727 m, 413945 m/sec, 4809642 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-03: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-05: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0020-CTLFireability-08: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-12: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-14: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/1180 22/32 JoinFreeModules-PT-0020-CTLFireability-01 4001214 m, 386297 m/sec, 9295413 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-03: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-05: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0020-CTLFireability-08: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-12: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-14: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/1180 32/32 JoinFreeModules-PT-0020-CTLFireability-01 5895262 m, 378809 m/sec, 13689235 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 1 (type EXCL) for JoinFreeModules-PT-0020-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-03: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-05: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0020-CTLFireability-08: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-12: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-14: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 28 (type EXCL) for 27 JoinFreeModules-PT-0020-CTLFireability-11
lola: time limit : 1760 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for JoinFreeModules-PT-0020-CTLFireability-11
lola: result : false
lola: markings : 5
lola: fired transitions : 30
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 JoinFreeModules-PT-0020-CTLFireability-04
lola: time limit : 3520 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-03: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-05: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0020-CTLFireability-08: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-12: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-14: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/3520 6/32 JoinFreeModules-PT-0020-CTLFireability-04 1030799 m, 206159 m/sec, 4457136 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-03: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-05: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0020-CTLFireability-08: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-12: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-14: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/3520 12/32 JoinFreeModules-PT-0020-CTLFireability-04 2012754 m, 196391 m/sec, 8702916 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-03: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-05: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0020-CTLFireability-08: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-12: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-14: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/3520 17/32 JoinFreeModules-PT-0020-CTLFireability-04 2982773 m, 194003 m/sec, 12897017 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-03: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-05: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0020-CTLFireability-08: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-12: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-14: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/3520 22/32 JoinFreeModules-PT-0020-CTLFireability-04 3953205 m, 194086 m/sec, 17090589 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-03: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-05: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0020-CTLFireability-08: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-12: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-14: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/3520 27/32 JoinFreeModules-PT-0020-CTLFireability-04 4915757 m, 192510 m/sec, 21248573 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-03: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-05: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0020-CTLFireability-08: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-12: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-14: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/3520 32/32 JoinFreeModules-PT-0020-CTLFireability-04 5859392 m, 188727 m/sec, 25324760 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 10 (type EXCL) for JoinFreeModules-PT-0020-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-03: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-05: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0020-CTLFireability-08: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-12: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-14: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: Portfolio finished: no open tasks 13
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0020-CTLFireability-01: CTL unknown AGGR
JoinFreeModules-PT-0020-CTLFireability-02: CTL unknown AGGR
JoinFreeModules-PT-0020-CTLFireability-03: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-04: CTL unknown AGGR
JoinFreeModules-PT-0020-CTLFireability-05: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-06: CTL unknown AGGR
JoinFreeModules-PT-0020-CTLFireability-07: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0020-CTLFireability-08: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-09: CTL unknown AGGR
JoinFreeModules-PT-0020-CTLFireability-11: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-12: CTL true CTL model checker
JoinFreeModules-PT-0020-CTLFireability-14: CTL false CTL model checker
JoinFreeModules-PT-0020-CTLFireability-15: CTL false CTL model checker
Time elapsed: 115 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="JoinFreeModules-PT-0020"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is JoinFreeModules-PT-0020, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856415700170"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/JoinFreeModules-PT-0020.tgz
mv JoinFreeModules-PT-0020 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;