Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856415700162.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is JoinFreeModules-PT-0010, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856415700162
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 444K
-rw-r--r-- 1 mcc users 5.6K Feb 25 11:55 CTLCardinality.txt
-rw-r--r-- 1 mcc users 55K Feb 25 11:55 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 25 11:55 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 25 11:55 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:18 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:18 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:18 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:18 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 11:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 114K Feb 25 11:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Feb 25 11:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 62K Feb 25 11:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:18 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:18 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 31K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME JoinFreeModules-PT-0010-CTLFireability-00
FORMULA_NAME JoinFreeModules-PT-0010-CTLFireability-01
FORMULA_NAME JoinFreeModules-PT-0010-CTLFireability-02
FORMULA_NAME JoinFreeModules-PT-0010-CTLFireability-03
FORMULA_NAME JoinFreeModules-PT-0010-CTLFireability-04
FORMULA_NAME JoinFreeModules-PT-0010-CTLFireability-05
FORMULA_NAME JoinFreeModules-PT-0010-CTLFireability-06
FORMULA_NAME JoinFreeModules-PT-0010-CTLFireability-07
FORMULA_NAME JoinFreeModules-PT-0010-CTLFireability-08
FORMULA_NAME JoinFreeModules-PT-0010-CTLFireability-09
FORMULA_NAME JoinFreeModules-PT-0010-CTLFireability-10
FORMULA_NAME JoinFreeModules-PT-0010-CTLFireability-11
FORMULA_NAME JoinFreeModules-PT-0010-CTLFireability-12
FORMULA_NAME JoinFreeModules-PT-0010-CTLFireability-13
FORMULA_NAME JoinFreeModules-PT-0010-CTLFireability-14
FORMULA_NAME JoinFreeModules-PT-0010-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679435046986

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=JoinFreeModules-PT-0010
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-21 21:44:08] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-21 21:44:08] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-21 21:44:08] [INFO ] Load time of PNML (sax parser for PT used): 33 ms
[2023-03-21 21:44:08] [INFO ] Transformed 51 places.
[2023-03-21 21:44:08] [INFO ] Transformed 81 transitions.
[2023-03-21 21:44:08] [INFO ] Parsed PT model containing 51 places and 81 transitions and 232 arcs in 95 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Initial state reduction rules removed 4 formulas.
Reduce places removed 1 places and 0 transitions.
FORMULA JoinFreeModules-PT-0010-CTLFireability-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA JoinFreeModules-PT-0010-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA JoinFreeModules-PT-0010-CTLFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA JoinFreeModules-PT-0010-CTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 45 out of 50 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 50/50 places, 81/81 transitions.
Applied a total of 0 rules in 9 ms. Remains 50 /50 variables (removed 0) and now considering 81/81 (removed 0) transitions.
// Phase 1: matrix 81 rows 50 cols
[2023-03-21 21:44:08] [INFO ] Computed 10 place invariants in 10 ms
[2023-03-21 21:44:08] [INFO ] Dead Transitions using invariants and state equation in 194 ms found 0 transitions.
[2023-03-21 21:44:08] [INFO ] Invariant cache hit.
[2023-03-21 21:44:08] [INFO ] Implicit Places using invariants in 35 ms returned []
[2023-03-21 21:44:08] [INFO ] Invariant cache hit.
[2023-03-21 21:44:08] [INFO ] State equation strengthened by 10 read => feed constraints.
[2023-03-21 21:44:08] [INFO ] Implicit Places using invariants and state equation in 61 ms returned []
Implicit Place search using SMT with State Equation took 98 ms to find 0 implicit places.
[2023-03-21 21:44:08] [INFO ] Invariant cache hit.
[2023-03-21 21:44:08] [INFO ] Dead Transitions using invariants and state equation in 49 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 378 ms. Remains : 50/50 places, 81/81 transitions.
Support contains 45 out of 50 places after structural reductions.
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 23 ms
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 8 ms
[2023-03-21 21:44:09] [INFO ] Input system was already deterministic with 81 transitions.
Finished random walk after 550 steps, including 0 resets, run visited all 63 properties in 38 ms. (steps per millisecond=14 )
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 5 ms
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 6 ms
[2023-03-21 21:44:09] [INFO ] Input system was already deterministic with 81 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 50/50 places, 81/81 transitions.
Applied a total of 0 rules in 2 ms. Remains 50 /50 variables (removed 0) and now considering 81/81 (removed 0) transitions.
[2023-03-21 21:44:09] [INFO ] Invariant cache hit.
[2023-03-21 21:44:09] [INFO ] Dead Transitions using invariants and state equation in 72 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 75 ms. Remains : 50/50 places, 81/81 transitions.
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 4 ms
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 4 ms
[2023-03-21 21:44:09] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 50/50 places, 81/81 transitions.
Applied a total of 0 rules in 1 ms. Remains 50 /50 variables (removed 0) and now considering 81/81 (removed 0) transitions.
[2023-03-21 21:44:09] [INFO ] Invariant cache hit.
[2023-03-21 21:44:09] [INFO ] Dead Transitions using invariants and state equation in 53 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 57 ms. Remains : 50/50 places, 81/81 transitions.
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 5 ms
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 4 ms
[2023-03-21 21:44:09] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 50/50 places, 81/81 transitions.
Applied a total of 0 rules in 1 ms. Remains 50 /50 variables (removed 0) and now considering 81/81 (removed 0) transitions.
[2023-03-21 21:44:09] [INFO ] Invariant cache hit.
[2023-03-21 21:44:09] [INFO ] Dead Transitions using invariants and state equation in 51 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 53 ms. Remains : 50/50 places, 81/81 transitions.
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 4 ms
[2023-03-21 21:44:09] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 50/50 places, 81/81 transitions.
Applied a total of 0 rules in 1 ms. Remains 50 /50 variables (removed 0) and now considering 81/81 (removed 0) transitions.
[2023-03-21 21:44:09] [INFO ] Invariant cache hit.
[2023-03-21 21:44:09] [INFO ] Dead Transitions using invariants and state equation in 41 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 43 ms. Remains : 50/50 places, 81/81 transitions.
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 4 ms
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:44:09] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 50/50 places, 81/81 transitions.
Applied a total of 0 rules in 1 ms. Remains 50 /50 variables (removed 0) and now considering 81/81 (removed 0) transitions.
[2023-03-21 21:44:09] [INFO ] Invariant cache hit.
[2023-03-21 21:44:09] [INFO ] Dead Transitions using invariants and state equation in 41 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 42 ms. Remains : 50/50 places, 81/81 transitions.
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:44:09] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 50/50 places, 81/81 transitions.
Applied a total of 0 rules in 1 ms. Remains 50 /50 variables (removed 0) and now considering 81/81 (removed 0) transitions.
[2023-03-21 21:44:09] [INFO ] Invariant cache hit.
[2023-03-21 21:44:09] [INFO ] Dead Transitions using invariants and state equation in 51 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 53 ms. Remains : 50/50 places, 81/81 transitions.
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 4 ms
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:44:09] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 50/50 places, 81/81 transitions.
Applied a total of 0 rules in 1 ms. Remains 50 /50 variables (removed 0) and now considering 81/81 (removed 0) transitions.
[2023-03-21 21:44:09] [INFO ] Invariant cache hit.
[2023-03-21 21:44:09] [INFO ] Dead Transitions using invariants and state equation in 45 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 47 ms. Remains : 50/50 places, 81/81 transitions.
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:44:09] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 50/50 places, 81/81 transitions.
Applied a total of 0 rules in 1 ms. Remains 50 /50 variables (removed 0) and now considering 81/81 (removed 0) transitions.
[2023-03-21 21:44:09] [INFO ] Invariant cache hit.
[2023-03-21 21:44:09] [INFO ] Dead Transitions using invariants and state equation in 48 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 50 ms. Remains : 50/50 places, 81/81 transitions.
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:44:09] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 50/50 places, 81/81 transitions.
Applied a total of 0 rules in 0 ms. Remains 50 /50 variables (removed 0) and now considering 81/81 (removed 0) transitions.
[2023-03-21 21:44:09] [INFO ] Invariant cache hit.
[2023-03-21 21:44:09] [INFO ] Dead Transitions using invariants and state equation in 42 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 43 ms. Remains : 50/50 places, 81/81 transitions.
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:44:09] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:44:09] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 50/50 places, 81/81 transitions.
Applied a total of 0 rules in 7 ms. Remains 50 /50 variables (removed 0) and now considering 81/81 (removed 0) transitions.
[2023-03-21 21:44:09] [INFO ] Invariant cache hit.
[2023-03-21 21:44:10] [INFO ] Dead Transitions using invariants and state equation in 43 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 51 ms. Remains : 50/50 places, 81/81 transitions.
[2023-03-21 21:44:10] [INFO ] Flatten gal took : 2 ms
[2023-03-21 21:44:10] [INFO ] Flatten gal took : 2 ms
[2023-03-21 21:44:10] [INFO ] Input system was already deterministic with 81 transitions.
Finished random walk after 69 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=34 )
FORMULA JoinFreeModules-PT-0010-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 50/50 places, 81/81 transitions.
Applied a total of 0 rules in 1 ms. Remains 50 /50 variables (removed 0) and now considering 81/81 (removed 0) transitions.
[2023-03-21 21:44:10] [INFO ] Invariant cache hit.
[2023-03-21 21:44:10] [INFO ] Dead Transitions using invariants and state equation in 45 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 48 ms. Remains : 50/50 places, 81/81 transitions.
[2023-03-21 21:44:10] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:44:10] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:44:10] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 50/50 places, 81/81 transitions.
Applied a total of 0 rules in 1 ms. Remains 50 /50 variables (removed 0) and now considering 81/81 (removed 0) transitions.
[2023-03-21 21:44:10] [INFO ] Invariant cache hit.
[2023-03-21 21:44:10] [INFO ] Dead Transitions using invariants and state equation in 48 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 52 ms. Remains : 50/50 places, 81/81 transitions.
[2023-03-21 21:44:10] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:44:10] [INFO ] Flatten gal took : 2 ms
[2023-03-21 21:44:10] [INFO ] Input system was already deterministic with 81 transitions.
[2023-03-21 21:44:10] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:44:10] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:44:10] [INFO ] Export to MCC of 11 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-21 21:44:10] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 50 places, 81 transitions and 230 arcs took 1 ms.
Total runtime 1779 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT JoinFreeModules-PT-0010
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA JoinFreeModules-PT-0010-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA JoinFreeModules-PT-0010-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA JoinFreeModules-PT-0010-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA JoinFreeModules-PT-0010-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA JoinFreeModules-PT-0010-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA JoinFreeModules-PT-0010-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA JoinFreeModules-PT-0010-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA JoinFreeModules-PT-0010-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679435111319

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: LAUNCH task # 11 (type EXCL) for 6 JoinFreeModules-PT-0010-CTLFireability-02
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 11 (type EXCL) for JoinFreeModules-PT-0010-CTLFireability-02
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 JoinFreeModules-PT-0010-CTLFireability-00
lola: time limit : 240 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for JoinFreeModules-PT-0010-CTLFireability-00
lola: result : true
lola: markings : 5
lola: fired transitions : 13
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 JoinFreeModules-PT-0010-CTLFireability-04
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for JoinFreeModules-PT-0010-CTLFireability-04
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 28 (type EXCL) for 25 JoinFreeModules-PT-0010-CTLFireability-08
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0010-CTLFireability-00: CTL true CTL model checker
JoinFreeModules-PT-0010-CTLFireability-02: DISJ true state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0010-CTLFireability-01: AXAG 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-08: CONJ 0 1 1 0 2 0 0 0
JoinFreeModules-PT-0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/360 18/32 JoinFreeModules-PT-0010-CTLFireability-08 3971805 m, 794361 m/sec, 4982144 t fired, .

Time elapsed: 5 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 28 (type EXCL) for JoinFreeModules-PT-0010-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0010-CTLFireability-00: CTL true CTL model checker
JoinFreeModules-PT-0010-CTLFireability-02: DISJ true state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0010-CTLFireability-01: AXAG 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
JoinFreeModules-PT-0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 10 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 45 (type EXCL) for 3 JoinFreeModules-PT-0010-CTLFireability-01
lola: time limit : 398 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for JoinFreeModules-PT-0010-CTLFireability-01
lola: result : true
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 JoinFreeModules-PT-0010-CTLFireability-13
lola: time limit : 448 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for JoinFreeModules-PT-0010-CTLFireability-13
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 35 JoinFreeModules-PT-0010-CTLFireability-11
lola: time limit : 512 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0010-CTLFireability-00: CTL true CTL model checker
JoinFreeModules-PT-0010-CTLFireability-01: AXAG false state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-02: DISJ true state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-04: CTL false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
JoinFreeModules-PT-0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-11: CONJ 0 1 1 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/512 14/32 JoinFreeModules-PT-0010-CTLFireability-11 2952379 m, 590475 m/sec, 6660177 t fired, .

Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0010-CTLFireability-00: CTL true CTL model checker
JoinFreeModules-PT-0010-CTLFireability-01: AXAG false state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-02: DISJ true state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-04: CTL false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
JoinFreeModules-PT-0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-11: CONJ 0 1 1 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/512 26/32 JoinFreeModules-PT-0010-CTLFireability-11 5750556 m, 559635 m/sec, 12976868 t fired, .

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 40 (type EXCL) for JoinFreeModules-PT-0010-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0010-CTLFireability-00: CTL true CTL model checker
JoinFreeModules-PT-0010-CTLFireability-01: AXAG false state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-02: DISJ true state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-04: CTL false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
JoinFreeModules-PT-0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-11: CONJ 0 1 0 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 38 (type EXCL) for 35 JoinFreeModules-PT-0010-CTLFireability-11
lola: time limit : 595 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for JoinFreeModules-PT-0010-CTLFireability-11
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 JoinFreeModules-PT-0010-CTLFireability-09
lola: time limit : 715 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0010-CTLFireability-00: CTL true CTL model checker
JoinFreeModules-PT-0010-CTLFireability-01: AXAG false state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-02: DISJ true state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-04: CTL false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-11: CONJ false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
JoinFreeModules-PT-0010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/715 20/32 JoinFreeModules-PT-0010-CTLFireability-09 4383788 m, 876757 m/sec, 5500324 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 33 (type EXCL) for JoinFreeModules-PT-0010-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0010-CTLFireability-00: CTL true CTL model checker
JoinFreeModules-PT-0010-CTLFireability-01: AXAG false state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-02: DISJ true state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-04: CTL false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-11: CONJ false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
JoinFreeModules-PT-0010-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 30 (type EXCL) for 25 JoinFreeModules-PT-0010-CTLFireability-08
lola: time limit : 891 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0010-CTLFireability-00: CTL true CTL model checker
JoinFreeModules-PT-0010-CTLFireability-01: AXAG false state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-02: DISJ true state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-04: CTL false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-11: CONJ false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-08: CONJ 0 0 1 0 2 0 1 0
JoinFreeModules-PT-0010-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 5/891 20/32 JoinFreeModules-PT-0010-CTLFireability-08 4469015 m, 893803 m/sec, 5615010 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 30 (type EXCL) for JoinFreeModules-PT-0010-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0010-CTLFireability-00: CTL true CTL model checker
JoinFreeModules-PT-0010-CTLFireability-01: AXAG false state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-02: DISJ true state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-04: CTL false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-11: CONJ false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
JoinFreeModules-PT-0010-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 23 (type EXCL) for 22 JoinFreeModules-PT-0010-CTLFireability-07
lola: time limit : 1185 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for JoinFreeModules-PT-0010-CTLFireability-07
lola: result : false
lola: markings : 1270282
lola: fired transitions : 2862177
lola: time used : 2.000000
lola: memory pages used : 6
lola: LAUNCH task # 20 (type EXCL) for 19 JoinFreeModules-PT-0010-CTLFireability-06
lola: time limit : 1776 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0010-CTLFireability-00: CTL true CTL model checker
JoinFreeModules-PT-0010-CTLFireability-01: AXAG false state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-02: DISJ true state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-04: CTL false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-07: CTL false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-11: CONJ false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
JoinFreeModules-PT-0010-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 3/1776 12/32 JoinFreeModules-PT-0010-CTLFireability-06 2677365 m, 535473 m/sec, 3358162 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0010-CTLFireability-00: CTL true CTL model checker
JoinFreeModules-PT-0010-CTLFireability-01: AXAG false state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-02: DISJ true state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-04: CTL false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-07: CTL false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-11: CONJ false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
JoinFreeModules-PT-0010-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 8/1776 30/32 JoinFreeModules-PT-0010-CTLFireability-06 6834986 m, 831524 m/sec, 8576428 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 20 (type EXCL) for JoinFreeModules-PT-0010-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0010-CTLFireability-00: CTL true CTL model checker
JoinFreeModules-PT-0010-CTLFireability-01: AXAG false state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-02: DISJ true state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-04: CTL false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-07: CTL false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-11: CONJ false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0010-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
JoinFreeModules-PT-0010-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 17 (type EXCL) for 16 JoinFreeModules-PT-0010-CTLFireability-05
lola: time limit : 3540 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for JoinFreeModules-PT-0010-CTLFireability-05
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 11

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0010-CTLFireability-00: CTL true CTL model checker
JoinFreeModules-PT-0010-CTLFireability-01: AXAG false state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-02: DISJ true state space /EXEF
JoinFreeModules-PT-0010-CTLFireability-04: CTL false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-05: CTL false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-06: CTL unknown AGGR
JoinFreeModules-PT-0010-CTLFireability-07: CTL false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-08: CONJ unknown CONJ
JoinFreeModules-PT-0010-CTLFireability-09: CTL unknown AGGR
JoinFreeModules-PT-0010-CTLFireability-11: CONJ false CTL model checker
JoinFreeModules-PT-0010-CTLFireability-13: CTL true CTL model checker


Time elapsed: 60 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="JoinFreeModules-PT-0010"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is JoinFreeModules-PT-0010, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856415700162"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/JoinFreeModules-PT-0010.tgz
mv JoinFreeModules-PT-0010 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;