Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856415500050.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is HypertorusGrid-PT-d3k3p2b06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856415500050
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 984K
-rw-r--r-- 1 mcc users 8.2K Feb 26 11:27 CTLCardinality.txt
-rw-r--r-- 1 mcc users 72K Feb 26 11:27 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 26 11:08 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 26 11:08 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.5K Feb 25 16:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:17 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.3K Feb 25 16:17 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:17 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 11:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 84K Feb 26 11:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K Feb 26 11:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 96K Feb 26 11:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 16:17 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:17 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 10 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rwxr-xr-x 1 mcc users 522K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME HypertorusGrid-PT-d3k3p2b06-CTLFireability-00
FORMULA_NAME HypertorusGrid-PT-d3k3p2b06-CTLFireability-01
FORMULA_NAME HypertorusGrid-PT-d3k3p2b06-CTLFireability-02
FORMULA_NAME HypertorusGrid-PT-d3k3p2b06-CTLFireability-03
FORMULA_NAME HypertorusGrid-PT-d3k3p2b06-CTLFireability-04
FORMULA_NAME HypertorusGrid-PT-d3k3p2b06-CTLFireability-05
FORMULA_NAME HypertorusGrid-PT-d3k3p2b06-CTLFireability-06
FORMULA_NAME HypertorusGrid-PT-d3k3p2b06-CTLFireability-07
FORMULA_NAME HypertorusGrid-PT-d3k3p2b06-CTLFireability-08
FORMULA_NAME HypertorusGrid-PT-d3k3p2b06-CTLFireability-09
FORMULA_NAME HypertorusGrid-PT-d3k3p2b06-CTLFireability-10
FORMULA_NAME HypertorusGrid-PT-d3k3p2b06-CTLFireability-11
FORMULA_NAME HypertorusGrid-PT-d3k3p2b06-CTLFireability-12
FORMULA_NAME HypertorusGrid-PT-d3k3p2b06-CTLFireability-13
FORMULA_NAME HypertorusGrid-PT-d3k3p2b06-CTLFireability-14
FORMULA_NAME HypertorusGrid-PT-d3k3p2b06-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679429306876

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=HypertorusGrid-PT-d3k3p2b06
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-21 20:08:28] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-21 20:08:28] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-21 20:08:28] [INFO ] Load time of PNML (sax parser for PT used): 94 ms
[2023-03-21 20:08:28] [INFO ] Transformed 513 places.
[2023-03-21 20:08:28] [INFO ] Transformed 972 transitions.
[2023-03-21 20:08:28] [INFO ] Parsed PT model containing 513 places and 972 transitions and 3888 arcs in 159 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 12 ms.
Support contains 156 out of 513 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 513/513 places, 972/972 transitions.
Applied a total of 0 rules in 49 ms. Remains 513 /513 variables (removed 0) and now considering 972/972 (removed 0) transitions.
// Phase 1: matrix 972 rows 513 cols
[2023-03-21 20:08:28] [INFO ] Computed 190 place invariants in 48 ms
[2023-03-21 20:08:29] [INFO ] Implicit Places using invariants in 567 ms returned []
[2023-03-21 20:08:29] [INFO ] Invariant cache hit.
[2023-03-21 20:08:29] [INFO ] Implicit Places using invariants and state equation in 471 ms returned []
Implicit Place search using SMT with State Equation took 1063 ms to find 0 implicit places.
[2023-03-21 20:08:29] [INFO ] Invariant cache hit.
[2023-03-21 20:08:29] [INFO ] Dead Transitions using invariants and state equation in 350 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1469 ms. Remains : 513/513 places, 972/972 transitions.
Support contains 156 out of 513 places after structural reductions.
[2023-03-21 20:08:30] [INFO ] Flatten gal took : 101 ms
[2023-03-21 20:08:30] [INFO ] Flatten gal took : 63 ms
[2023-03-21 20:08:30] [INFO ] Input system was already deterministic with 972 transitions.
Support contains 152 out of 513 places (down from 156) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 450 ms. (steps per millisecond=22 ) properties (out of 79) seen :78
Finished Best-First random walk after 501 steps, including 0 resets, run visited all 1 properties in 6 ms. (steps per millisecond=83 )
[2023-03-21 20:08:31] [INFO ] Flatten gal took : 47 ms
[2023-03-21 20:08:31] [INFO ] Flatten gal took : 44 ms
[2023-03-21 20:08:31] [INFO ] Input system was already deterministic with 972 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 513/513 places, 972/972 transitions.
Applied a total of 0 rules in 15 ms. Remains 513 /513 variables (removed 0) and now considering 972/972 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 513/513 places, 972/972 transitions.
[2023-03-21 20:08:31] [INFO ] Flatten gal took : 31 ms
[2023-03-21 20:08:31] [INFO ] Flatten gal took : 30 ms
[2023-03-21 20:08:31] [INFO ] Input system was already deterministic with 972 transitions.
Starting structural reductions in LTL mode, iteration 0 : 513/513 places, 972/972 transitions.
Applied a total of 0 rules in 12 ms. Remains 513 /513 variables (removed 0) and now considering 972/972 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 513/513 places, 972/972 transitions.
[2023-03-21 20:08:31] [INFO ] Flatten gal took : 27 ms
[2023-03-21 20:08:31] [INFO ] Flatten gal took : 29 ms
[2023-03-21 20:08:31] [INFO ] Input system was already deterministic with 972 transitions.
Starting structural reductions in LTL mode, iteration 0 : 513/513 places, 972/972 transitions.
Applied a total of 0 rules in 10 ms. Remains 513 /513 variables (removed 0) and now considering 972/972 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 513/513 places, 972/972 transitions.
[2023-03-21 20:08:31] [INFO ] Flatten gal took : 27 ms
[2023-03-21 20:08:31] [INFO ] Flatten gal took : 28 ms
[2023-03-21 20:08:31] [INFO ] Input system was already deterministic with 972 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 513/513 places, 972/972 transitions.
Applied a total of 0 rules in 24 ms. Remains 513 /513 variables (removed 0) and now considering 972/972 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 24 ms. Remains : 513/513 places, 972/972 transitions.
[2023-03-21 20:08:31] [INFO ] Flatten gal took : 28 ms
[2023-03-21 20:08:31] [INFO ] Flatten gal took : 29 ms
[2023-03-21 20:08:31] [INFO ] Input system was already deterministic with 972 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 513/513 places, 972/972 transitions.
Applied a total of 0 rules in 21 ms. Remains 513 /513 variables (removed 0) and now considering 972/972 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 22 ms. Remains : 513/513 places, 972/972 transitions.
[2023-03-21 20:08:31] [INFO ] Flatten gal took : 26 ms
[2023-03-21 20:08:31] [INFO ] Flatten gal took : 28 ms
[2023-03-21 20:08:32] [INFO ] Input system was already deterministic with 972 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 513/513 places, 972/972 transitions.
Applied a total of 0 rules in 20 ms. Remains 513 /513 variables (removed 0) and now considering 972/972 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 20 ms. Remains : 513/513 places, 972/972 transitions.
[2023-03-21 20:08:32] [INFO ] Flatten gal took : 24 ms
[2023-03-21 20:08:32] [INFO ] Flatten gal took : 27 ms
[2023-03-21 20:08:32] [INFO ] Input system was already deterministic with 972 transitions.
Starting structural reductions in LTL mode, iteration 0 : 513/513 places, 972/972 transitions.
Applied a total of 0 rules in 5 ms. Remains 513 /513 variables (removed 0) and now considering 972/972 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 513/513 places, 972/972 transitions.
[2023-03-21 20:08:32] [INFO ] Flatten gal took : 23 ms
[2023-03-21 20:08:32] [INFO ] Flatten gal took : 25 ms
[2023-03-21 20:08:32] [INFO ] Input system was already deterministic with 972 transitions.
Starting structural reductions in LTL mode, iteration 0 : 513/513 places, 972/972 transitions.
Applied a total of 0 rules in 6 ms. Remains 513 /513 variables (removed 0) and now considering 972/972 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 513/513 places, 972/972 transitions.
[2023-03-21 20:08:32] [INFO ] Flatten gal took : 25 ms
[2023-03-21 20:08:32] [INFO ] Flatten gal took : 27 ms
[2023-03-21 20:08:32] [INFO ] Input system was already deterministic with 972 transitions.
Starting structural reductions in LTL mode, iteration 0 : 513/513 places, 972/972 transitions.
Applied a total of 0 rules in 5 ms. Remains 513 /513 variables (removed 0) and now considering 972/972 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 513/513 places, 972/972 transitions.
[2023-03-21 20:08:32] [INFO ] Flatten gal took : 22 ms
[2023-03-21 20:08:32] [INFO ] Flatten gal took : 24 ms
[2023-03-21 20:08:32] [INFO ] Input system was already deterministic with 972 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 513/513 places, 972/972 transitions.
Applied a total of 0 rules in 14 ms. Remains 513 /513 variables (removed 0) and now considering 972/972 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 14 ms. Remains : 513/513 places, 972/972 transitions.
[2023-03-21 20:08:32] [INFO ] Flatten gal took : 23 ms
[2023-03-21 20:08:32] [INFO ] Flatten gal took : 25 ms
[2023-03-21 20:08:32] [INFO ] Input system was already deterministic with 972 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 513/513 places, 972/972 transitions.
Applied a total of 0 rules in 13 ms. Remains 513 /513 variables (removed 0) and now considering 972/972 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 14 ms. Remains : 513/513 places, 972/972 transitions.
[2023-03-21 20:08:32] [INFO ] Flatten gal took : 22 ms
[2023-03-21 20:08:32] [INFO ] Flatten gal took : 24 ms
[2023-03-21 20:08:32] [INFO ] Input system was already deterministic with 972 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 513/513 places, 972/972 transitions.
Applied a total of 0 rules in 12 ms. Remains 513 /513 variables (removed 0) and now considering 972/972 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 513/513 places, 972/972 transitions.
[2023-03-21 20:08:32] [INFO ] Flatten gal took : 22 ms
[2023-03-21 20:08:32] [INFO ] Flatten gal took : 24 ms
[2023-03-21 20:08:32] [INFO ] Input system was already deterministic with 972 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 513/513 places, 972/972 transitions.
Applied a total of 0 rules in 12 ms. Remains 513 /513 variables (removed 0) and now considering 972/972 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 513/513 places, 972/972 transitions.
[2023-03-21 20:08:32] [INFO ] Flatten gal took : 23 ms
[2023-03-21 20:08:33] [INFO ] Flatten gal took : 25 ms
[2023-03-21 20:08:33] [INFO ] Input system was already deterministic with 972 transitions.
Starting structural reductions in LTL mode, iteration 0 : 513/513 places, 972/972 transitions.
Applied a total of 0 rules in 5 ms. Remains 513 /513 variables (removed 0) and now considering 972/972 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 513/513 places, 972/972 transitions.
[2023-03-21 20:08:33] [INFO ] Flatten gal took : 22 ms
[2023-03-21 20:08:33] [INFO ] Flatten gal took : 24 ms
[2023-03-21 20:08:33] [INFO ] Input system was already deterministic with 972 transitions.
Starting structural reductions in LTL mode, iteration 0 : 513/513 places, 972/972 transitions.
Applied a total of 0 rules in 5 ms. Remains 513 /513 variables (removed 0) and now considering 972/972 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 513/513 places, 972/972 transitions.
[2023-03-21 20:08:33] [INFO ] Flatten gal took : 24 ms
[2023-03-21 20:08:33] [INFO ] Flatten gal took : 25 ms
[2023-03-21 20:08:33] [INFO ] Input system was already deterministic with 972 transitions.
Starting structural reductions in LTL mode, iteration 0 : 513/513 places, 972/972 transitions.
Applied a total of 0 rules in 5 ms. Remains 513 /513 variables (removed 0) and now considering 972/972 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 513/513 places, 972/972 transitions.
[2023-03-21 20:08:33] [INFO ] Flatten gal took : 21 ms
[2023-03-21 20:08:33] [INFO ] Flatten gal took : 24 ms
[2023-03-21 20:08:33] [INFO ] Input system was already deterministic with 972 transitions.
[2023-03-21 20:08:33] [INFO ] Flatten gal took : 25 ms
[2023-03-21 20:08:33] [INFO ] Flatten gal took : 25 ms
[2023-03-21 20:08:33] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-21 20:08:33] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 513 places, 972 transitions and 3888 arcs took 5 ms.
Total runtime 5219 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT HypertorusGrid-PT-d3k3p2b06
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA HypertorusGrid-PT-d3k3p2b06-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HypertorusGrid-PT-d3k3p2b06-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HypertorusGrid-PT-d3k3p2b06-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679429507356

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 33 (type EXCL) for 24 HypertorusGrid-PT-d3k3p2b06-CTLFireability-08
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 2 1 0 3 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/199 7/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-08 754848 m, 150969 m/sec, 960069 t fired, .

Time elapsed: 6 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 2 1 0 3 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/199 15/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-08 1637956 m, 176621 m/sec, 2083344 t fired, .

Time elapsed: 11 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 2 1 0 3 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/199 23/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-08 2531185 m, 178645 m/sec, 3219483 t fired, .

Time elapsed: 16 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 2 1 0 3 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/199 31/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-08 3432577 m, 180278 m/sec, 4366011 t fired, .

Time elapsed: 21 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 33 (type EXCL) for HypertorusGrid-PT-d3k3p2b06-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 26 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 HypertorusGrid-PT-d3k3p2b06-CTLFireability-15
lola: time limit : 210 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 5/210 15/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-15 1417673 m, 283534 m/sec, 1430273 t fired, .

Time elapsed: 31 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 10/210 29/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-15 2817811 m, 280027 m/sec, 2843497 t fired, .

Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 54 (type EXCL) for HypertorusGrid-PT-d3k3p2b06-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 51 (type EXCL) for 50 HypertorusGrid-PT-d3k3p2b06-CTLFireability-14
lola: time limit : 222 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for HypertorusGrid-PT-d3k3p2b06-CTLFireability-14
lola: result : false
lola: markings : 64
lola: fired transitions : 63
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 HypertorusGrid-PT-d3k3p2b06-CTLFireability-13
lola: time limit : 237 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for HypertorusGrid-PT-d3k3p2b06-CTLFireability-13
lola: result : true
lola: markings : 14
lola: fired transitions : 42
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 24 HypertorusGrid-PT-d3k3p2b06-CTLFireability-08
lola: time limit : 254 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 1 0 3 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 5/254 12/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-08 1164947 m, 232989 m/sec, 1284717 t fired, .

Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 1 0 3 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 10/254 22/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-08 2321204 m, 231251 m/sec, 2564554 t fired, .

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 27 (type EXCL) for HypertorusGrid-PT-d3k3p2b06-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 HypertorusGrid-PT-d3k3p2b06-CTLFireability-07
lola: time limit : 272 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/272 9/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-07 830543 m, 166108 m/sec, 908682 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/272 15/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-07 1584776 m, 150846 m/sec, 1731917 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/272 24/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-07 2441896 m, 171424 m/sec, 2683229 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/272 28/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-07 2996610 m, 110942 m/sec, 3997700 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/272 30/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-07 3415712 m, 83820 m/sec, 5277559 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for HypertorusGrid-PT-d3k3p2b06-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 HypertorusGrid-PT-d3k3p2b06-CTLFireability-06
lola: time limit : 292 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/292 8/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-06 879374 m, 175874 m/sec, 1118415 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/292 16/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-06 1751319 m, 174389 m/sec, 2227484 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/292 23/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-06 2635347 m, 176805 m/sec, 3351924 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/292 31/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-06 3532738 m, 179478 m/sec, 4493360 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for HypertorusGrid-PT-d3k3p2b06-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 HypertorusGrid-PT-d3k3p2b06-CTLFireability-02
lola: time limit : 317 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for HypertorusGrid-PT-d3k3p2b06-CTLFireability-02
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 HypertorusGrid-PT-d3k3p2b06-CTLFireability-01
lola: time limit : 348 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL false CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/348 7/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-01 658788 m, 131757 m/sec, 1388755 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL false CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/348 13/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-01 1263942 m, 121030 m/sec, 2657438 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL false CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/348 19/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-01 1879401 m, 123091 m/sec, 3955363 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL false CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/348 24/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-01 2533158 m, 130751 m/sec, 5335835 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL false CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/348 31/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-01 3217191 m, 136806 m/sec, 6776458 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for HypertorusGrid-PT-d3k3p2b06-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL false CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 HypertorusGrid-PT-d3k3p2b06-CTLFireability-00
lola: time limit : 384 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL false CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 7/384 7/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-00 738978 m, 147795 m/sec, 939888 t fired, .

Time elapsed: 148 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL false CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 12/384 11/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-00 1192166 m, 90637 m/sec, 1516322 t fired, .

Time elapsed: 153 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL false CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 18/384 14/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-00 1537532 m, 69073 m/sec, 1955610 t fired, .

Time elapsed: 159 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL false CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 24/384 17/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-00 1893543 m, 71202 m/sec, 2408437 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL false CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 29/384 20/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-00 2226185 m, 66528 m/sec, 2831543 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL false CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 34/384 22/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-00 2521079 m, 58978 m/sec, 3206630 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL false CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 41/384 26/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-00 2897564 m, 75297 m/sec, 3685502 t fired, .

Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HypertorusGrid-PT-d3k3p2b06-CTLFireability-02: CTL false CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-13: CTL true CTL model checker
HypertorusGrid-PT-d3k3p2b06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HypertorusGrid-PT-d3k3p2b06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-08: CONJ 0 1 0 0 3 0 2 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-10: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-11: F 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HypertorusGrid-PT-d3k3p2b06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 46/384 29/32 HypertorusGrid-PT-d3k3p2b06-CTLFireability-00 3305510 m, 81589 m/sec, 4204390 t fired, .

Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 462 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HypertorusGrid-PT-d3k3p2b06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is HypertorusGrid-PT-d3k3p2b06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856415500050"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HypertorusGrid-PT-d3k3p2b06.tgz
mv HypertorusGrid-PT-d3k3p2b06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;