About the Execution of LoLA for MAPK-PT-00640
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6451.411 | 145405.00 | 119986.00 | 447.20 | ??????T?FFFFT?FF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r230-tall-167856414900594.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is MAPK-PT-00640, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r230-tall-167856414900594
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 484K
-rw-r--r-- 1 mcc users 7.9K Feb 26 10:49 CTLCardinality.txt
-rw-r--r-- 1 mcc users 80K Feb 26 10:49 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Feb 26 10:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 63K Feb 26 10:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:22 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:22 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 16:22 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:22 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 10:50 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 114K Feb 26 10:50 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.9K Feb 26 10:49 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 70K Feb 26 10:49 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:22 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:22 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 25K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME MAPK-PT-00640-CTLFireability-00
FORMULA_NAME MAPK-PT-00640-CTLFireability-01
FORMULA_NAME MAPK-PT-00640-CTLFireability-02
FORMULA_NAME MAPK-PT-00640-CTLFireability-03
FORMULA_NAME MAPK-PT-00640-CTLFireability-04
FORMULA_NAME MAPK-PT-00640-CTLFireability-05
FORMULA_NAME MAPK-PT-00640-CTLFireability-06
FORMULA_NAME MAPK-PT-00640-CTLFireability-07
FORMULA_NAME MAPK-PT-00640-CTLFireability-08
FORMULA_NAME MAPK-PT-00640-CTLFireability-09
FORMULA_NAME MAPK-PT-00640-CTLFireability-10
FORMULA_NAME MAPK-PT-00640-CTLFireability-11
FORMULA_NAME MAPK-PT-00640-CTLFireability-12
FORMULA_NAME MAPK-PT-00640-CTLFireability-13
FORMULA_NAME MAPK-PT-00640-CTLFireability-14
FORMULA_NAME MAPK-PT-00640-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679487265827
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=MAPK-PT-00640
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT MAPK-PT-00640
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA MAPK-PT-00640-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPK-PT-00640-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPK-PT-00640-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPK-PT-00640-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPK-PT-00640-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPK-PT-00640-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPK-PT-00640-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPK-PT-00640-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679487411232
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 13 (type EXCL) for 12 MAPK-PT-00640-CTLFireability-04
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00640-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/225 9/32 MAPK-PT-00640-CTLFireability-04 1946675 m, 389335 m/sec, 9637525 t fired, .
Time elapsed: 5 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00640-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/225 16/32 MAPK-PT-00640-CTLFireability-04 3652075 m, 341080 m/sec, 18999983 t fired, .
Time elapsed: 10 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00640-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/225 25/32 MAPK-PT-00640-CTLFireability-04 5744103 m, 418405 m/sec, 28575847 t fired, .
Time elapsed: 15 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00640-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/225 32/32 MAPK-PT-00640-CTLFireability-04 7477319 m, 346643 m/sec, 38234973 t fired, .
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for MAPK-PT-00640-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 MAPK-PT-00640-CTLFireability-15
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for MAPK-PT-00640-CTLFireability-15
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 MAPK-PT-00640-CTLFireability-14
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for MAPK-PT-00640-CTLFireability-14
lola: result : false
lola: markings : 6
lola: fired transitions : 21
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 MAPK-PT-00640-CTLFireability-12
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for MAPK-PT-00640-CTLFireability-12
lola: result : true
lola: markings : 670745
lola: fired transitions : 1671558
lola: time used : 1.000000
lola: memory pages used : 3
lola: LAUNCH task # 34 (type EXCL) for 33 MAPK-PT-00640-CTLFireability-11
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for MAPK-PT-00640-CTLFireability-11
lola: result : false
lola: markings : 1030952
lola: fired transitions : 2570535
lola: time used : 2.000000
lola: memory pages used : 5
lola: LAUNCH task # 31 (type EXCL) for 30 MAPK-PT-00640-CTLFireability-10
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for MAPK-PT-00640-CTLFireability-10
lola: result : false
lola: markings : 175
lola: fired transitions : 682
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 MAPK-PT-00640-CTLFireability-07
lola: time limit : 357 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 2/357 19/32 MAPK-PT-00640-CTLFireability-07 4051331 m, 810266 m/sec, 4139889 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for MAPK-PT-00640-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 MAPK-PT-00640-CTLFireability-06
lola: time limit : 396 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for MAPK-PT-00640-CTLFireability-06
lola: result : true
lola: markings : 438411
lola: fired transitions : 1093853
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 16 (type EXCL) for 15 MAPK-PT-00640-CTLFireability-05
lola: time limit : 445 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 4/445 11/32 MAPK-PT-00640-CTLFireability-05 2421671 m, 484334 m/sec, 8465085 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 9/445 23/32 MAPK-PT-00640-CTLFireability-05 5199344 m, 555534 m/sec, 18220448 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for MAPK-PT-00640-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 MAPK-PT-00640-CTLFireability-03
lola: time limit : 507 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/507 10/32 MAPK-PT-00640-CTLFireability-03 2243108 m, 448621 m/sec, 10086262 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/507 19/32 MAPK-PT-00640-CTLFireability-03 4393467 m, 430071 m/sec, 19752672 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/507 28/32 MAPK-PT-00640-CTLFireability-03 6574694 m, 436245 m/sec, 29557124 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for MAPK-PT-00640-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 MAPK-PT-00640-CTLFireability-02
lola: time limit : 588 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00640-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/588 15/32 MAPK-PT-00640-CTLFireability-02 3267948 m, 653589 m/sec, 8206993 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00640-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/588 27/32 MAPK-PT-00640-CTLFireability-02 6208634 m, 588137 m/sec, 15546357 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for MAPK-PT-00640-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 MAPK-PT-00640-CTLFireability-00
lola: time limit : 703 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/703 16/32 MAPK-PT-00640-CTLFireability-00 3669254 m, 733850 m/sec, 9192559 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/703 32/32 MAPK-PT-00640-CTLFireability-00 7236065 m, 713362 m/sec, 18212350 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for MAPK-PT-00640-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 27 MAPK-PT-00640-CTLFireability-09
lola: time limit : 875 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for MAPK-PT-00640-CTLFireability-09
lola: result : false
lola: markings : 670584
lola: fired transitions : 1671725
lola: time used : 1.000000
lola: memory pages used : 3
lola: LAUNCH task # 40 (type EXCL) for 39 MAPK-PT-00640-CTLFireability-13
lola: time limit : 1166 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 4/1166 10/32 MAPK-PT-00640-CTLFireability-13 2220158 m, 444031 m/sec, 7762650 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 9/1166 21/32 MAPK-PT-00640-CTLFireability-13 4818980 m, 519764 m/sec, 16848013 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 14/1166 32/32 MAPK-PT-00640-CTLFireability-13 7482669 m, 532737 m/sec, 26158335 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 40 (type EXCL) for MAPK-PT-00640-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPK-PT-00640-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 MAPK-PT-00640-CTLFireability-08
lola: time limit : 1740 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for MAPK-PT-00640-CTLFireability-08
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 MAPK-PT-00640-CTLFireability-01
lola: time limit : 3480 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/3480 9/32 MAPK-PT-00640-CTLFireability-01 1910472 m, 382094 m/sec, 10550628 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/3480 17/32 MAPK-PT-00640-CTLFireability-01 3754034 m, 368712 m/sec, 19908467 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/3480 24/32 MAPK-PT-00640-CTLFireability-01 5533845 m, 355962 m/sec, 29585617 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPK-PT-00640-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/3480 30/32 MAPK-PT-00640-CTLFireability-01 6734244 m, 240079 m/sec, 40846766 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for MAPK-PT-00640-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-00640-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-00640-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-00640-CTLFireability-00: CTL unknown AGGR
MAPK-PT-00640-CTLFireability-01: CTL unknown AGGR
MAPK-PT-00640-CTLFireability-02: CTL unknown AGGR
MAPK-PT-00640-CTLFireability-03: CTL unknown AGGR
MAPK-PT-00640-CTLFireability-04: CTL unknown AGGR
MAPK-PT-00640-CTLFireability-05: CTL unknown AGGR
MAPK-PT-00640-CTLFireability-06: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-07: CTL unknown AGGR
MAPK-PT-00640-CTLFireability-08: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-09: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-10: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-11: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-12: CTL true CTL model checker
MAPK-PT-00640-CTLFireability-13: CTL unknown AGGR
MAPK-PT-00640-CTLFireability-14: CTL false CTL model checker
MAPK-PT-00640-CTLFireability-15: CTL false CTL model checker
Time elapsed: 145 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MAPK-PT-00640"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is MAPK-PT-00640, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r230-tall-167856414900594"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MAPK-PT-00640.tgz
mv MAPK-PT-00640 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;