fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r230-tall-167856414700474
Last Updated
May 14, 2023

About the Execution of LoLA for LeafsetExtension-PT-S16C2

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1302.604 121714.00 124624.00 307.30 FTFFFTTFTFFTFFTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r230-tall-167856414700474.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is LeafsetExtension-PT-S16C2, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r230-tall-167856414700474
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 11K Feb 25 16:52 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 25 16:52 CTLCardinality.xml
-rw-r--r-- 1 mcc users 10K Feb 25 16:51 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 25 16:51 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.4K Feb 25 16:20 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 16:20 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:20 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:20 LTLFireability.xml
-rw-r--r-- 1 mcc users 25K Feb 25 16:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 156K Feb 25 16:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 16K Feb 25 16:52 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Feb 25 16:52 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:20 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.2K Feb 25 16:20 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 905K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME LeafsetExtension-PT-S16C2-CTLFireability-00
FORMULA_NAME LeafsetExtension-PT-S16C2-CTLFireability-01
FORMULA_NAME LeafsetExtension-PT-S16C2-CTLFireability-02
FORMULA_NAME LeafsetExtension-PT-S16C2-CTLFireability-03
FORMULA_NAME LeafsetExtension-PT-S16C2-CTLFireability-04
FORMULA_NAME LeafsetExtension-PT-S16C2-CTLFireability-05
FORMULA_NAME LeafsetExtension-PT-S16C2-CTLFireability-06
FORMULA_NAME LeafsetExtension-PT-S16C2-CTLFireability-07
FORMULA_NAME LeafsetExtension-PT-S16C2-CTLFireability-08
FORMULA_NAME LeafsetExtension-PT-S16C2-CTLFireability-09
FORMULA_NAME LeafsetExtension-PT-S16C2-CTLFireability-10
FORMULA_NAME LeafsetExtension-PT-S16C2-CTLFireability-11
FORMULA_NAME LeafsetExtension-PT-S16C2-CTLFireability-12
FORMULA_NAME LeafsetExtension-PT-S16C2-CTLFireability-13
FORMULA_NAME LeafsetExtension-PT-S16C2-CTLFireability-14
FORMULA_NAME LeafsetExtension-PT-S16C2-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679475587923

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LeafsetExtension-PT-S16C2
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT LeafsetExtension-PT-S16C2
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA LeafsetExtension-PT-S16C2-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C2-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C2-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C2-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C2-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C2-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C2-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C2-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C2-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C2-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C2-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C2-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C2-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C2-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C2-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C2-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679475709637

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 68 (type SKEL/SRCH) for 21 LeafsetExtension-PT-S16C2-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 68 (type SKEL/SRCH) for LeafsetExtension-PT-S16C2-CTLFireability-07
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 69 (type EXCL) for 21 LeafsetExtension-PT-S16C2-CTLFireability-07
lola: time limit : 143 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 69 (type EXCL) for LeafsetExtension-PT-S16C2-CTLFireability-07
lola: result : true
lola: markings : 13
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 LeafsetExtension-PT-S16C2-CTLFireability-06
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 19 (type EXCL) for LeafsetExtension-PT-S16C2-CTLFireability-06
lola: result : true
lola: markings : 13
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 56 (type EXCL) for 55 LeafsetExtension-PT-S16C2-CTLFireability-13
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 56 (type EXCL) for LeafsetExtension-PT-S16C2-CTLFireability-13
lola: result : false
lola: markings : 1667
lola: fired transitions : 3852
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:717
lola: rewrite Frontend/Parser/formula_rewrite.k:689
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 63 (type EXCL) for 58 LeafsetExtension-PT-S16C2-CTLFireability-14
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 63 (type EXCL) for LeafsetExtension-PT-S16C2-CTLFireability-14
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 61 (type EXCL) for 58 LeafsetExtension-PT-S16C2-CTLFireability-14
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ 0 0 1 0 3 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 CTL EXCL 4/276 3/32 LeafsetExtension-PT-S16C2-CTLFireability-14 185684 m, 37136 m/sec, 433231 t fired, .

Time elapsed: 6 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ 0 0 1 0 3 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 CTL EXCL 9/276 6/32 LeafsetExtension-PT-S16C2-CTLFireability-14 401926 m, 43248 m/sec, 1012356 t fired, .

Time elapsed: 11 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ 0 0 1 0 3 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 CTL EXCL 14/276 9/32 LeafsetExtension-PT-S16C2-CTLFireability-14 642938 m, 48202 m/sec, 1570291 t fired, .

Time elapsed: 16 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ 0 0 1 0 3 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 CTL EXCL 19/276 12/32 LeafsetExtension-PT-S16C2-CTLFireability-14 881077 m, 47627 m/sec, 2114476 t fired, .

Time elapsed: 21 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ 0 0 1 0 3 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 CTL EXCL 24/276 15/32 LeafsetExtension-PT-S16C2-CTLFireability-14 1115988 m, 46982 m/sec, 2650921 t fired, .

Time elapsed: 26 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ 0 0 1 0 3 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 CTL EXCL 29/276 18/32 LeafsetExtension-PT-S16C2-CTLFireability-14 1344488 m, 45700 m/sec, 3177272 t fired, .

Time elapsed: 31 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 61 (type EXCL) for LeafsetExtension-PT-S16C2-CTLFireability-14
lola: result : true
lola: markings : 1468544
lola: fired transitions : 3464159
lola: time used : 32.000000
lola: memory pages used : 20
lola: LAUNCH task # 66 (type EXCL) for 65 LeafsetExtension-PT-S16C2-CTLFireability-15
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for LeafsetExtension-PT-S16C2-CTLFireability-15
lola: result : true
lola: markings : 283
lola: fired transitions : 300
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 52 LeafsetExtension-PT-S16C2-CTLFireability-12
lola: time limit : 324 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 2/324 2/32 LeafsetExtension-PT-S16C2-CTLFireability-12 107037 m, 21407 m/sec, 245686 t fired, .

Time elapsed: 36 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 7/324 5/32 LeafsetExtension-PT-S16C2-CTLFireability-12 336805 m, 45953 m/sec, 838795 t fired, .

Time elapsed: 41 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 12/324 8/32 LeafsetExtension-PT-S16C2-CTLFireability-12 573357 m, 47310 m/sec, 1412149 t fired, .

Time elapsed: 46 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 17/324 11/32 LeafsetExtension-PT-S16C2-CTLFireability-12 812549 m, 47838 m/sec, 1958000 t fired, .

Time elapsed: 51 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 22/324 14/32 LeafsetExtension-PT-S16C2-CTLFireability-12 1058044 m, 49099 m/sec, 2518493 t fired, .

Time elapsed: 56 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 27/324 18/32 LeafsetExtension-PT-S16C2-CTLFireability-12 1290429 m, 46477 m/sec, 3053467 t fired, .

Time elapsed: 61 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 53 (type EXCL) for LeafsetExtension-PT-S16C2-CTLFireability-12
lola: result : false
lola: markings : 1468544
lola: fired transitions : 3464135
lola: time used : 31.000000
lola: memory pages used : 20
lola: LAUNCH task # 50 (type EXCL) for 49 LeafsetExtension-PT-S16C2-CTLFireability-11
lola: time limit : 353 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for LeafsetExtension-PT-S16C2-CTLFireability-11
lola: result : true
lola: markings : 3166
lola: fired transitions : 19445
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 LeafsetExtension-PT-S16C2-CTLFireability-10
lola: time limit : 392 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 1/392 1/32 LeafsetExtension-PT-S16C2-CTLFireability-10 54235 m, 10847 m/sec, 104621 t fired, .

Time elapsed: 66 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 6/392 5/32 LeafsetExtension-PT-S16C2-CTLFireability-10 344866 m, 58126 m/sec, 709278 t fired, .

Time elapsed: 71 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 11/392 9/32 LeafsetExtension-PT-S16C2-CTLFireability-10 634770 m, 57980 m/sec, 1297668 t fired, .

Time elapsed: 76 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 16/392 13/32 LeafsetExtension-PT-S16C2-CTLFireability-10 930080 m, 59062 m/sec, 1876385 t fired, .

Time elapsed: 81 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 21/392 17/32 LeafsetExtension-PT-S16C2-CTLFireability-10 1217369 m, 57457 m/sec, 2439698 t fired, .

Time elapsed: 86 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 47 (type EXCL) for LeafsetExtension-PT-S16C2-CTLFireability-10
lola: result : false
lola: markings : 1240727
lola: fired transitions : 2487422
lola: time used : 22.000000
lola: memory pages used : 17
lola: LAUNCH task # 44 (type EXCL) for 43 LeafsetExtension-PT-S16C2-CTLFireability-09
lola: time limit : 439 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for LeafsetExtension-PT-S16C2-CTLFireability-09
lola: result : false
lola: markings : 5597
lola: fired transitions : 9214
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 LeafsetExtension-PT-S16C2-CTLFireability-05
lola: time limit : 501 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 4/501 3/32 LeafsetExtension-PT-S16C2-CTLFireability-05 192929 m, 38585 m/sec, 573648 t fired, .

Time elapsed: 91 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 9/501 5/32 LeafsetExtension-PT-S16C2-CTLFireability-05 384669 m, 38348 m/sec, 1204101 t fired, .

Time elapsed: 96 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 14/501 8/32 LeafsetExtension-PT-S16C2-CTLFireability-05 592689 m, 41604 m/sec, 1815418 t fired, .

Time elapsed: 101 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 19/501 11/32 LeafsetExtension-PT-S16C2-CTLFireability-05 793120 m, 40086 m/sec, 2408400 t fired, .

Time elapsed: 106 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 24/501 14/32 LeafsetExtension-PT-S16C2-CTLFireability-05 996695 m, 40715 m/sec, 3012626 t fired, .

Time elapsed: 111 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 29/501 17/32 LeafsetExtension-PT-S16C2-CTLFireability-05 1192931 m, 39247 m/sec, 3594687 t fired, .

Time elapsed: 116 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C2-CTLFireability-08: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 34/501 19/32 LeafsetExtension-PT-S16C2-CTLFireability-05 1382627 m, 37939 m/sec, 4160716 t fired, .

Time elapsed: 121 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 16 (type EXCL) for LeafsetExtension-PT-S16C2-CTLFireability-05
lola: result : true
lola: markings : 1407087
lola: fired transitions : 4233894
lola: time used : 35.000000
lola: memory pages used : 19
lola: LAUNCH task # 13 (type EXCL) for 12 LeafsetExtension-PT-S16C2-CTLFireability-04
lola: time limit : 579 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for LeafsetExtension-PT-S16C2-CTLFireability-04
lola: result : false
lola: markings : 5485
lola: fired transitions : 9142
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 LeafsetExtension-PT-S16C2-CTLFireability-03
lola: time limit : 695 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for LeafsetExtension-PT-S16C2-CTLFireability-03
lola: result : false
lola: markings : 20
lola: fired transitions : 62
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 LeafsetExtension-PT-S16C2-CTLFireability-01
lola: time limit : 869 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for LeafsetExtension-PT-S16C2-CTLFireability-01
lola: result : true
lola: markings : 5372
lola: fired transitions : 8984
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 LeafsetExtension-PT-S16C2-CTLFireability-00
lola: time limit : 1159 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for LeafsetExtension-PT-S16C2-CTLFireability-00
lola: result : false
lola: markings : 20
lola: fired transitions : 20
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 LeafsetExtension-PT-S16C2-CTLFireability-08
lola: time limit : 1739 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for LeafsetExtension-PT-S16C2-CTLFireability-08
lola: result : true
lola: markings : 13
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 LeafsetExtension-PT-S16C2-CTLFireability-02
lola: time limit : 3478 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for LeafsetExtension-PT-S16C2-CTLFireability-02
lola: result : false
lola: markings : 2016
lola: fired transitions : 6636
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C2-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-02: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-04: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-05: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-06: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-07: CONJ false state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-08: EG true state space / EG
LeafsetExtension-PT-S16C2-CTLFireability-09: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-10: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-11: CTL true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-13: CTL false CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-14: DISJ true CTL model checker
LeafsetExtension-PT-S16C2-CTLFireability-15: CTL true CTL model checker


Time elapsed: 122 secs. Pages in use: 20

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LeafsetExtension-PT-S16C2"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is LeafsetExtension-PT-S16C2, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r230-tall-167856414700474"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/LeafsetExtension-PT-S16C2.tgz
mv LeafsetExtension-PT-S16C2 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;