About the Execution of LoLA for LamportFastMutEx-PT-6
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3761.052 | 3600000.00 | 3915387.00 | 12159.00 | TTFF?FFT??T?TT?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r230-tall-167856414600426.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is LamportFastMutEx-PT-6, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r230-tall-167856414600426
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 16K Feb 25 13:41 CTLCardinality.txt
-rw-r--r-- 1 mcc users 97K Feb 25 13:41 CTLCardinality.xml
-rw-r--r-- 1 mcc users 31K Feb 25 13:40 CTLFireability.txt
-rw-r--r-- 1 mcc users 175K Feb 25 13:40 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 12K Feb 25 16:20 LTLCardinality.txt
-rw-r--r-- 1 mcc users 51K Feb 25 16:20 LTLCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 25 16:20 LTLFireability.txt
-rw-r--r-- 1 mcc users 56K Feb 25 16:20 LTLFireability.xml
-rw-r--r-- 1 mcc users 30K Feb 25 13:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 200K Feb 25 13:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 68K Feb 25 13:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 349K Feb 25 13:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 16:20 UpperBounds.txt
-rw-r--r-- 1 mcc users 7.0K Feb 25 16:20 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 208K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-00
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-01
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-02
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-03
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-04
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-05
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-06
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-07
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-08
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-09
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-10
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-11
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-12
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-13
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-14
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679464552731
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LamportFastMutEx-PT-6
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT LamportFastMutEx-PT-6
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA LamportFastMutEx-PT-6-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-6-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-6-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-6-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-6-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-6-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-6-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-6-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-6-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-6-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393232 kB
MemFree: 12458572 kB
After kill :
MemTotal: 16393232 kB
MemFree: 16172184 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:199
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:196
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 66 transitions removed,41 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 65 (type CNST) for 64 LamportFastMutEx-PT-6-CTLFireability-12
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: FINISHED task # 65 (type CNST) for LamportFastMutEx-PT-6-CTLFireability-12
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 76 (type SKEL/SRCH) for 33 LamportFastMutEx-PT-6-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 76 (type SKEL/SRCH) for LamportFastMutEx-PT-6-CTLFireability-07
lola: result : true
lola: markings : 30
lola: fired transitions : 88
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 1 (type EXCL) for 0 LamportFastMutEx-PT-6-CTLFireability-00
lola: time limit : 99 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 1 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-00
lola: result : true
lola: markings : 3789
lola: fired transitions : 7411
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 50 (type EXCL) for 33 LamportFastMutEx-PT-6-CTLFireability-07
lola: time limit : 102 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-07
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 42 (type EXCL) for 33 LamportFastMutEx-PT-6-CTLFireability-07
lola: time limit : 109 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-07
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 15 (type EXCL) for 12 LamportFastMutEx-PT-6-CTLFireability-04
lola: time limit : 119 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 15 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-04
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 4 (type EXCL) for 3 LamportFastMutEx-PT-6-CTLFireability-01
lola: time limit : 124 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-01
lola: result : true
lola: markings : 26
lola: fired transitions : 52
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 10 (type EXCL) for 9 LamportFastMutEx-PT-6-CTLFireability-03
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 10 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-03
lola: result : false
lola: markings : 627
lola: fired transitions : 1353
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 61 LamportFastMutEx-PT-6-CTLFireability-11
lola: time limit : 138 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:767
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:779
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:767
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:779
lola: rewrite Frontend/Parser/formula_rewrite.k:793
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:767
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:779
lola: rewrite Frontend/Parser/formula_rewrite.k:793
lola: LAUNCH task # 78 (type FNDP) for 70 LamportFastMutEx-PT-6-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type EQUN) for 70 LamportFastMutEx-PT-6-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 81 (type SRCH) for 70 LamportFastMutEx-PT-6-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:767
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:779
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 81 (type SRCH) for LamportFastMutEx-PT-6-CTLFireability-14
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 79 (type EQUN) for LamportFastMutEx-PT-6-CTLFireability-14
lola: result : unknown
lola: ASSUMEDDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 82 (type SKEL/SRCH) for 33 LamportFastMutEx-PT-6-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 82 (type SKEL/SRCH) for LamportFastMutEx-PT-6-CTLFireability-07
lola: result : false
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 83 (type SKEL/SRCH) for 33 LamportFastMutEx-PT-6-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 83 (type SKEL/SRCH) for LamportFastMutEx-PT-6-CTLFireability-07
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 4/257 6/32 LamportFastMutEx-PT-6-CTLFireability-11 1354363 m, 270872 m/sec, 3780353 t fired, .
78 EF FNDP 4/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 481255 t fired, 1 attempts, .
Time elapsed: 6 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 9/257 11/32 LamportFastMutEx-PT-6-CTLFireability-11 2463466 m, 221820 m/sec, 7606189 t fired, .
78 EF FNDP 9/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 985712 t fired, 1 attempts, .
Time elapsed: 11 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 14/257 16/32 LamportFastMutEx-PT-6-CTLFireability-11 3537021 m, 214711 m/sec, 11291388 t fired, .
78 EF FNDP 14/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 1486983 t fired, 2 attempts, .
Time elapsed: 16 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 19/257 20/32 LamportFastMutEx-PT-6-CTLFireability-11 4569427 m, 206481 m/sec, 14907135 t fired, .
78 EF FNDP 19/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 1985333 t fired, 2 attempts, .
Time elapsed: 21 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 24/257 25/32 LamportFastMutEx-PT-6-CTLFireability-11 5591890 m, 204492 m/sec, 18508371 t fired, .
78 EF FNDP 24/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 2481830 t fired, 3 attempts, .
Time elapsed: 26 secs. Pages in use: 25
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 29/257 29/32 LamportFastMutEx-PT-6-CTLFireability-11 6605020 m, 202626 m/sec, 22106182 t fired, .
78 EF FNDP 29/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 2974078 t fired, 3 attempts, .
Time elapsed: 31 secs. Pages in use: 29
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 62 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 34/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 3467173 t fired, 4 attempts, .
Time elapsed: 36 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 74 (type EXCL) for 73 LamportFastMutEx-PT-6-CTLFireability-15
lola: time limit : 274 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 5/274 6/32 LamportFastMutEx-PT-6-CTLFireability-15 1165950 m, 233190 m/sec, 3276236 t fired, .
78 EF FNDP 39/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 3959072 t fired, 4 attempts, .
Time elapsed: 41 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 10/274 10/32 LamportFastMutEx-PT-6-CTLFireability-15 2180838 m, 202977 m/sec, 6739522 t fired, .
78 EF FNDP 44/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 4455508 t fired, 5 attempts, .
Time elapsed: 46 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 15/274 14/32 LamportFastMutEx-PT-6-CTLFireability-15 3127512 m, 189334 m/sec, 10326524 t fired, .
78 EF FNDP 49/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 4943408 t fired, 5 attempts, .
Time elapsed: 51 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 20/274 18/32 LamportFastMutEx-PT-6-CTLFireability-15 4038946 m, 182286 m/sec, 13902506 t fired, .
78 EF FNDP 54/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 5431234 t fired, 6 attempts, .
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 25/274 22/32 LamportFastMutEx-PT-6-CTLFireability-15 4938099 m, 179830 m/sec, 17427332 t fired, .
78 EF FNDP 59/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 5919635 t fired, 6 attempts, .
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 30/274 26/32 LamportFastMutEx-PT-6-CTLFireability-15 5846917 m, 181763 m/sec, 20943850 t fired, .
78 EF FNDP 64/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 6408192 t fired, 7 attempts, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 35/274 30/32 LamportFastMutEx-PT-6-CTLFireability-15 6737913 m, 178199 m/sec, 24434622 t fired, .
78 EF FNDP 69/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 6896453 t fired, 7 attempts, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 74 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 74/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 7386931 t fired, 8 attempts, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 59 (type EXCL) for 58 LamportFastMutEx-PT-6-CTLFireability-10
lola: time limit : 293 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-10
lola: result : true
lola: markings : 54422
lola: fired transitions : 75400
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 55 LamportFastMutEx-PT-6-CTLFireability-09
lola: time limit : 320 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 5/320 7/32 LamportFastMutEx-PT-6-CTLFireability-09 1387528 m, 277505 m/sec, 3899296 t fired, .
78 EF FNDP 79/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 7875974 t fired, 8 attempts, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 10/320 12/32 LamportFastMutEx-PT-6-CTLFireability-09 2554947 m, 233483 m/sec, 7959124 t fired, .
78 EF FNDP 84/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 8362928 t fired, 9 attempts, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 15/320 16/32 LamportFastMutEx-PT-6-CTLFireability-09 3688232 m, 226657 m/sec, 11803325 t fired, .
78 EF FNDP 89/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 8850069 t fired, 9 attempts, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 20/320 21/32 LamportFastMutEx-PT-6-CTLFireability-09 4783901 m, 219133 m/sec, 15642583 t fired, .
78 EF FNDP 94/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 9336907 t fired, 10 attempts, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 25/320 26/32 LamportFastMutEx-PT-6-CTLFireability-09 5862625 m, 215744 m/sec, 19429926 t fired, .
78 EF FNDP 99/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 9823779 t fired, 10 attempts, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 30/320 30/32 LamportFastMutEx-PT-6-CTLFireability-09 6915790 m, 210633 m/sec, 23219494 t fired, .
78 EF FNDP 104/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 10310662 t fired, 11 attempts, .
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 56 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-07: CONJ 0 1 0 0 7 0 0 2
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 1 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 109/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 10802246 t fired, 11 attempts, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 33 LamportFastMutEx-PT-6-CTLFireability-07
lola: time limit : 348 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-07
lola: result : true
lola: markings : 24
lola: fired transitions : 70
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 LamportFastMutEx-PT-6-CTLFireability-06
lola: time limit : 387 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-06
lola: result : false
lola: markings : 178
lola: fired transitions : 454
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 80 (type EXCL) for 70 LamportFastMutEx-PT-6-CTLFireability-14
lola: time limit : 436 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 114/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 11294061 t fired, 12 attempts, .
80 EF EXCL 5/436 2/32 LamportFastMutEx-PT-6-CTLFireability-14 505064 m, 101012 m/sec, 981364 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 119/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 11775892 t fired, 12 attempts, .
80 EF EXCL 10/436 4/32 LamportFastMutEx-PT-6-CTLFireability-14 982205 m, 95428 m/sec, 1970356 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 124/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 12257757 t fired, 13 attempts, .
80 EF EXCL 15/436 6/32 LamportFastMutEx-PT-6-CTLFireability-14 1454026 m, 94364 m/sec, 2948068 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 129/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 12740098 t fired, 13 attempts, .
80 EF EXCL 20/436 8/32 LamportFastMutEx-PT-6-CTLFireability-14 1923707 m, 93936 m/sec, 3947169 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 134/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 13221654 t fired, 14 attempts, .
80 EF EXCL 25/436 9/32 LamportFastMutEx-PT-6-CTLFireability-14 2390050 m, 93268 m/sec, 4930418 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 139/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 13704418 t fired, 14 attempts, .
80 EF EXCL 30/436 11/32 LamportFastMutEx-PT-6-CTLFireability-14 2860043 m, 93998 m/sec, 5912319 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 144/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 14186248 t fired, 15 attempts, .
80 EF EXCL 35/436 13/32 LamportFastMutEx-PT-6-CTLFireability-14 3326194 m, 93230 m/sec, 6900388 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 149/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 14668245 t fired, 15 attempts, .
80 EF EXCL 40/436 14/32 LamportFastMutEx-PT-6-CTLFireability-14 3787289 m, 92219 m/sec, 7865791 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 154/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 15150118 t fired, 16 attempts, .
80 EF EXCL 45/436 16/32 LamportFastMutEx-PT-6-CTLFireability-14 4240504 m, 90643 m/sec, 8833021 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 159/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 15632143 t fired, 16 attempts, .
80 EF EXCL 50/436 18/32 LamportFastMutEx-PT-6-CTLFireability-14 4694880 m, 90875 m/sec, 9806976 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 164/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 16114125 t fired, 17 attempts, .
80 EF EXCL 55/436 19/32 LamportFastMutEx-PT-6-CTLFireability-14 5150533 m, 91130 m/sec, 10773550 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 169/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 16595421 t fired, 17 attempts, .
80 EF EXCL 60/436 21/32 LamportFastMutEx-PT-6-CTLFireability-14 5601487 m, 90190 m/sec, 11747571 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 174/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 17077828 t fired, 18 attempts, .
80 EF EXCL 65/436 22/32 LamportFastMutEx-PT-6-CTLFireability-14 6049895 m, 89681 m/sec, 12718380 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 179/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 17560336 t fired, 18 attempts, .
80 EF EXCL 70/436 24/32 LamportFastMutEx-PT-6-CTLFireability-14 6495039 m, 89028 m/sec, 13687953 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 184/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 18042371 t fired, 19 attempts, .
80 EF EXCL 75/436 26/32 LamportFastMutEx-PT-6-CTLFireability-14 6935603 m, 88112 m/sec, 14660597 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 189/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 18524757 t fired, 19 attempts, .
80 EF EXCL 80/436 27/32 LamportFastMutEx-PT-6-CTLFireability-14 7378763 m, 88632 m/sec, 15638087 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 194/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 19006939 t fired, 20 attempts, .
80 EF EXCL 85/436 29/32 LamportFastMutEx-PT-6-CTLFireability-14 7823632 m, 88973 m/sec, 16627119 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 199/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 19488999 t fired, 20 attempts, .
80 EF EXCL 90/436 30/32 LamportFastMutEx-PT-6-CTLFireability-14 8266529 m, 88579 m/sec, 17611416 t fired, .
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 2 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 204/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 19971046 t fired, 20 attempts, .
80 EF EXCL 95/436 32/32 LamportFastMutEx-PT-6-CTLFireability-14 8698376 m, 86369 m/sec, 18574545 t fired, .
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 80 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 209/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 20462263 t fired, 21 attempts, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 24 (type EXCL) for 19 LamportFastMutEx-PT-6-CTLFireability-05
lola: time limit : 484 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-05
lola: result : true
lola: markings : 81
lola: fired transitions : 153
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 52 LamportFastMutEx-PT-6-CTLFireability-08
lola: time limit : 564 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 5/564 4/32 LamportFastMutEx-PT-6-CTLFireability-08 927855 m, 185571 m/sec, 5098677 t fired, .
78 EF FNDP 214/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 20948034 t fired, 21 attempts, .
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 10/564 8/32 LamportFastMutEx-PT-6-CTLFireability-08 1759220 m, 166273 m/sec, 10259406 t fired, .
78 EF FNDP 219/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 21433932 t fired, 22 attempts, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 15/564 11/32 LamportFastMutEx-PT-6-CTLFireability-08 2556166 m, 159389 m/sec, 15335253 t fired, .
78 EF FNDP 224/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 21919903 t fired, 22 attempts, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 20/564 15/32 LamportFastMutEx-PT-6-CTLFireability-08 3339058 m, 156578 m/sec, 20345183 t fired, .
78 EF FNDP 229/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 22406067 t fired, 23 attempts, .
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 25/564 18/32 LamportFastMutEx-PT-6-CTLFireability-08 4117569 m, 155702 m/sec, 25286893 t fired, .
78 EF FNDP 234/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 22892562 t fired, 23 attempts, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 30/564 21/32 LamportFastMutEx-PT-6-CTLFireability-08 4884010 m, 153288 m/sec, 30171419 t fired, .
78 EF FNDP 239/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 23378047 t fired, 24 attempts, .
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 35/564 25/32 LamportFastMutEx-PT-6-CTLFireability-08 5637062 m, 150610 m/sec, 35102755 t fired, .
78 EF FNDP 244/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 23864014 t fired, 24 attempts, .
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 41/564 28/32 LamportFastMutEx-PT-6-CTLFireability-08 6391675 m, 150922 m/sec, 39910636 t fired, .
78 EF FNDP 250/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 24349783 t fired, 25 attempts, .
Time elapsed: 252 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 46/564 31/32 LamportFastMutEx-PT-6-CTLFireability-08 7137014 m, 149067 m/sec, 44748000 t fired, .
78 EF FNDP 255/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 24835205 t fired, 25 attempts, .
Time elapsed: 257 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 53 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 260/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 25326232 t fired, 26 attempts, .
Time elapsed: 262 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 17 (type EXCL) for 12 LamportFastMutEx-PT-6-CTLFireability-04
lola: time limit : 667 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/667 6/32 LamportFastMutEx-PT-6-CTLFireability-04 1341613 m, 268322 m/sec, 6361469 t fired, .
78 EF FNDP 265/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 25812451 t fired, 26 attempts, .
Time elapsed: 267 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/667 11/32 LamportFastMutEx-PT-6-CTLFireability-04 2397679 m, 211213 m/sec, 12592550 t fired, .
78 EF FNDP 270/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 26298573 t fired, 27 attempts, .
Time elapsed: 272 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/667 15/32 LamportFastMutEx-PT-6-CTLFireability-04 3423680 m, 205200 m/sec, 18758915 t fired, .
78 EF FNDP 275/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 26784489 t fired, 27 attempts, .
Time elapsed: 277 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/667 20/32 LamportFastMutEx-PT-6-CTLFireability-04 4542744 m, 223812 m/sec, 24737629 t fired, .
78 EF FNDP 280/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 27271166 t fired, 28 attempts, .
Time elapsed: 282 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/667 24/32 LamportFastMutEx-PT-6-CTLFireability-04 5527981 m, 197047 m/sec, 30700230 t fired, .
78 EF FNDP 285/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 27756443 t fired, 28 attempts, .
Time elapsed: 287 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/667 29/32 LamportFastMutEx-PT-6-CTLFireability-04 6723616 m, 239127 m/sec, 36225978 t fired, .
78 EF FNDP 290/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 28242774 t fired, 29 attempts, .
Time elapsed: 292 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-05: DISJ 0 2 0 0 4 0 0 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 295/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 28730024 t fired, 29 attempts, .
Time elapsed: 297 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 19 LamportFastMutEx-PT-6-CTLFireability-05
lola: time limit : 825 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-05
lola: result : false
lola: markings : 179
lola: fired transitions : 238
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 19 LamportFastMutEx-PT-6-CTLFireability-05
lola: time limit : 1101 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-05
lola: result : false
lola: markings : 26
lola: fired transitions : 64
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 68 (type EXCL) for 67 LamportFastMutEx-PT-6-CTLFireability-13
lola: time limit : 1651 sec
lola: memory limit: 32 pages
lola: FINISHED task # 68 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-13
lola: result : true
lola: markings : 26
lola: fired transitions : 156
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 LamportFastMutEx-PT-6-CTLFireability-02
lola: time limit : 3303 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-02
lola: result : false
lola: markings : 26
lola: fired transitions : 131
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 300/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 29222758 t fired, 30 attempts, .
Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 305/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 29715005 t fired, 30 attempts, .
Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 310/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 30207576 t fired, 31 attempts, .
Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 315/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 30702070 t fired, 31 attempts, .
Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 320/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 31197259 t fired, 32 attempts, .
Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 325/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 31695826 t fired, 32 attempts, .
Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 330/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 32190887 t fired, 33 attempts, .
Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 335/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 32690288 t fired, 33 attempts, .
Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 340/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 33188538 t fired, 34 attempts, .
Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 345/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 33687721 t fired, 34 attempts, .
Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 350/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 34187370 t fired, 35 attempts, .
Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 355/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 34686665 t fired, 35 attempts, .
Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 360/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 35184469 t fired, 36 attempts, .
Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 365/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 35682237 t fired, 36 attempts, .
Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 370/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 36180992 t fired, 37 attempts, .
Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 375/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 36680000 t fired, 37 attempts, .
Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 380/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 37178215 t fired, 38 attempts, .
Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 385/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 37677535 t fired, 38 attempts, .
Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 390/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 38173623 t fired, 39 attempts, .
Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 395/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 38668749 t fired, 39 attempts, .
Time elapsed: 397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 400/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 39167863 t fired, 40 attempts, .
Time elapsed: 402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 405/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 39666674 t fired, 40 attempts, .
Time elapsed: 407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 410/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 40160328 t fired, 41 attempts, .
Time elapsed: 412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 415/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 40653049 t fired, 41 attempts, .
Time elapsed: 417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 420/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 41145571 t fired, 42 attempts, .
Time elapsed: 422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 425/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 41645049 t fired, 42 attempts, .
Time elapsed: 427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 430/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 42144501 t fired, 43 attempts, .
Time elapsed: 432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 435/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 42638071 t fired, 43 attempts, .
Time elapsed: 437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 440/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 43137206 t fired, 44 attempts, .
Time elapsed: 442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 445/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 43636011 t fired, 44 attempts, .
Time elapsed: 447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 450/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 44131664 t fired, 45 attempts, .
Time elapsed: 452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 455/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 44625343 t fired, 45 attempts, .
Time elapsed: 457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 460/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 45121375 t fired, 46 attempts, .
Time elapsed: 462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 465/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 45616771 t fired, 46 attempts, .
Time elapsed: 467 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 470/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 46112391 t fired, 47 attempts, .
Time elapsed: 472 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 475/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 46608337 t fired, 47 attempts, .
Time elapsed: 477 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 480/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 47104264 t fired, 48 attempts, .
Time elapsed: 482 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 485/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 47599988 t fired, 48 attempts, .
Time elapsed: 487 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 490/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 48095829 t fired, 49 attempts, .
Time elapsed: 492 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 495/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 48591597 t fired, 49 attempts, .
Time elapsed: 497 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 500/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 49085899 t fired, 50 attempts, .
Time elapsed: 502 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 505/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 49580443 t fired, 50 attempts, .
Time elapsed: 507 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 510/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 50073943 t fired, 51 attempts, .
Time elapsed: 512 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 515/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 50569747 t fired, 51 attempts, .
Time elapsed: 517 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 520/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 51065444 t fired, 52 attempts, .
Time elapsed: 522 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 525/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 51561307 t fired, 52 attempts, .
Time elapsed: 527 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 530/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 52056838 t fired, 53 attempts, .
Time elapsed: 532 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 535/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 52552727 t fired, 53 attempts, .
Time elapsed: 537 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 540/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 53048608 t fired, 54 attempts, .
Time elapsed: 542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 545/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 53543344 t fired, 54 attempts, .
Time elapsed: 547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 550/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 54038439 t fired, 55 attempts, .
Time elapsed: 552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 555/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 54533995 t fired, 55 attempts, .
Time elapsed: 557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 560/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 55027343 t fired, 56 attempts, .
Time elapsed: 562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 565/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 55522768 t fired, 56 attempts, .
Time elapsed: 567 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 570/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 56018750 t fired, 57 attempts, .
Time elapsed: 572 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 575/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 56514674 t fired, 57 attempts, .
Time elapsed: 577 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 580/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 57009663 t fired, 58 attempts, .
Time elapsed: 582 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 585/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 57503798 t fired, 58 attempts, .
Time elapsed: 587 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 590/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 57999329 t fired, 58 attempts, .
Time elapsed: 592 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 595/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 58495096 t fired, 59 attempts, .
Time elapsed: 597 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 600/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 58989044 t fired, 59 attempts, .
Time elapsed: 602 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 605/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 59481012 t fired, 60 attempts, .
Time elapsed: 607 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 610/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 59973751 t fired, 60 attempts, .
Time elapsed: 612 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 615/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 60469425 t fired, 61 attempts, .
Time elapsed: 617 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 620/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 60963900 t fired, 61 attempts, .
Time elapsed: 622 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 625/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 61457808 t fired, 62 attempts, .
Time elapsed: 627 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 630/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 61953138 t fired, 62 attempts, .
Time elapsed: 632 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 635/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 62448663 t fired, 63 attempts, .
Time elapsed: 637 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 640/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 62940271 t fired, 63 attempts, .
Time elapsed: 642 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 645/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 63430620 t fired, 64 attempts, .
Time elapsed: 647 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 650/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 63924425 t fired, 64 attempts, .
Time elapsed: 652 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 655/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 64417437 t fired, 65 attempts, .
Time elapsed: 657 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 660/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 64906583 t fired, 65 attempts, .
Time elapsed: 662 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 665/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 65389717 t fired, 66 attempts, .
Time elapsed: 667 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 670/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 65872946 t fired, 66 attempts, .
Time elapsed: 672 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 675/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 66355859 t fired, 67 attempts, .
Time elapsed: 677 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 680/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 66838751 t fired, 67 attempts, .
Time elapsed: 682 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 685/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 67329015 t fired, 68 attempts, .
Time elapsed: 687 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 690/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 67823577 t fired, 68 attempts, .
Time elapsed: 692 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 695/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 68316342 t fired, 69 attempts, .
Time elapsed: 697 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 700/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 68808540 t fired, 69 attempts, .
Time elapsed: 702 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 705/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 69299169 t fired, 70 attempts, .
Time elapsed: 707 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 710/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 69785670 t fired, 70 attempts, .
Time elapsed: 712 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 715/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 70272420 t fired, 71 attempts, .
Time elapsed: 717 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 720/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 70759654 t fired, 71 attempts, .
Time elapsed: 722 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 725/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 71245289 t fired, 72 attempts, .
Time elapsed: 727 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 730/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 71730950 t fired, 72 attempts, .
Time elapsed: 732 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 735/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 72216445 t fired, 73 attempts, .
Time elapsed: 737 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 740/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 72701578 t fired, 73 attempts, .
Time elapsed: 742 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 745/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 73192616 t fired, 74 attempts, .
Time elapsed: 747 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 750/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 73684567 t fired, 74 attempts, .
Time elapsed: 752 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 755/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 74179321 t fired, 75 attempts, .
Time elapsed: 757 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 760/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 74675164 t fired, 75 attempts, .
Time elapsed: 762 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 765/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 75169859 t fired, 76 attempts, .
Time elapsed: 767 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 770/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 75665598 t fired, 76 attempts, .
Time elapsed: 772 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 775/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 76161369 t fired, 77 attempts, .
Time elapsed: 777 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 780/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 76657209 t fired, 77 attempts, .
Time elapsed: 782 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 785/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 77152401 t fired, 78 attempts, .
Time elapsed: 787 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 790/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 77647528 t fired, 78 attempts, .
Time elapsed: 792 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 795/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 78142835 t fired, 79 attempts, .
Time elapsed: 797 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 800/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 78637130 t fired, 79 attempts, .
Time elapsed: 802 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 805/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 79133602 t fired, 80 attempts, .
Time elapsed: 807 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 810/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 79629999 t fired, 80 attempts, .
Time elapsed: 812 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 815/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 80125902 t fired, 81 attempts, .
Time elapsed: 817 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 820/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 80621341 t fired, 81 attempts, .
Time elapsed: 822 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 825/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 81114947 t fired, 82 attempts, .
Time elapsed: 827 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 830/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 81607175 t fired, 82 attempts, .
Time elapsed: 832 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 835/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 82099868 t fired, 83 attempts, .
Time elapsed: 837 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 840/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 82594473 t fired, 83 attempts, .
Time elapsed: 842 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 845/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 83086401 t fired, 84 attempts, .
Time elapsed: 847 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 850/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 83579168 t fired, 84 attempts, .
Time elapsed: 852 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 855/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 84073594 t fired, 85 attempts, .
Time elapsed: 857 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 860/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 84567837 t fired, 85 attempts, .
Time elapsed: 862 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 865/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 85060802 t fired, 86 attempts, .
Time elapsed: 867 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 870/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 85554546 t fired, 86 attempts, .
Time elapsed: 872 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 875/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 86047637 t fired, 87 attempts, .
Time elapsed: 877 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 880/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 86539660 t fired, 87 attempts, .
Time elapsed: 882 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 885/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 87031515 t fired, 88 attempts, .
Time elapsed: 887 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 890/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 87522851 t fired, 88 attempts, .
Time elapsed: 892 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 895/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 88011563 t fired, 89 attempts, .
Time elapsed: 897 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 900/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 88500760 t fired, 89 attempts, .
Time elapsed: 902 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 905/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 88998243 t fired, 89 attempts, .
Time elapsed: 907 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 910/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 89496058 t fired, 90 attempts, .
Time elapsed: 912 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 915/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 89994013 t fired, 90 attempts, .
Time elapsed: 917 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 920/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 90492961 t fired, 91 attempts, .
Time elapsed: 922 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 925/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 90994010 t fired, 91 attempts, .
Time elapsed: 927 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 930/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 91494891 t fired, 92 attempts, .
Time elapsed: 932 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 935/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 91996069 t fired, 92 attempts, .
Time elapsed: 937 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 940/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 92497212 t fired, 93 attempts, .
Time elapsed: 942 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 945/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 92998241 t fired, 93 attempts, .
Time elapsed: 947 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 950/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 93499221 t fired, 94 attempts, .
Time elapsed: 952 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 955/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 94000394 t fired, 95 attempts, .
Time elapsed: 957 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 960/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 94501611 t fired, 95 attempts, .
Time elapsed: 962 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 965/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 95002576 t fired, 96 attempts, .
Time elapsed: 967 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 970/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 95504279 t fired, 96 attempts, .
Time elapsed: 972 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 975/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 96005016 t fired, 97 attempts, .
Time elapsed: 977 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 980/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 96506578 t fired, 97 attempts, .
Time elapsed: 982 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 985/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 97007098 t fired, 98 attempts, .
Time elapsed: 987 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 990/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 97507792 t fired, 98 attempts, .
Time elapsed: 992 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 995/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 98008674 t fired, 99 attempts, .
Time elapsed: 997 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1000/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 98509583 t fired, 99 attempts, .
Time elapsed: 1002 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1005/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 99010635 t fired, 100 attempts, .
Time elapsed: 1007 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1010/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 99511914 t fired, 100 attempts, .
Time elapsed: 1012 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1015/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 100012765 t fired, 101 attempts, .
Time elapsed: 1017 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1020/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 100511891 t fired, 101 attempts, .
Time elapsed: 1022 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1025/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 101013330 t fired, 102 attempts, .
Time elapsed: 1027 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1030/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 101513715 t fired, 102 attempts, .
Time elapsed: 1032 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1035/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 102014663 t fired, 103 attempts, .
Time elapsed: 1037 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1040/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 102515278 t fired, 103 attempts, .
Time elapsed: 1042 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1045/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 103015506 t fired, 104 attempts, .
Time elapsed: 1047 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1050/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 103516663 t fired, 104 attempts, .
Time elapsed: 1052 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1055/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 104017378 t fired, 105 attempts, .
Time elapsed: 1057 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1060/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 104518681 t fired, 105 attempts, .
Time elapsed: 1062 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1065/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 105019538 t fired, 106 attempts, .
Time elapsed: 1067 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1070/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 105520518 t fired, 106 attempts, .
Time elapsed: 1072 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1075/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 106021091 t fired, 107 attempts, .
Time elapsed: 1077 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1080/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 106521701 t fired, 107 attempts, .
Time elapsed: 1082 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1085/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 107022659 t fired, 108 attempts, .
Time elapsed: 1087 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1090/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 107521631 t fired, 108 attempts, .
Time elapsed: 1092 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1095/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 108018658 t fired, 109 attempts, .
Time elapsed: 1097 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1100/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 108519849 t fired, 109 attempts, .
Time elapsed: 1102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1105/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 109020926 t fired, 110 attempts, .
Time elapsed: 1107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1110/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 109522372 t fired, 110 attempts, .
Time elapsed: 1112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1115/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 110023483 t fired, 111 attempts, .
Time elapsed: 1117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1120/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 110521943 t fired, 111 attempts, .
Time elapsed: 1122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1125/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 111022641 t fired, 112 attempts, .
Time elapsed: 1127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1130/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 111522930 t fired, 112 attempts, .
Time elapsed: 1132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1135/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 112022642 t fired, 113 attempts, .
Time elapsed: 1137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1140/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 112519618 t fired, 113 attempts, .
Time elapsed: 1142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1145/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 113018957 t fired, 114 attempts, .
Time elapsed: 1147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1150/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 113518501 t fired, 114 attempts, .
Time elapsed: 1152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1155/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 114017667 t fired, 115 attempts, .
Time elapsed: 1157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1160/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 114517049 t fired, 115 attempts, .
Time elapsed: 1162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1165/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 115017868 t fired, 116 attempts, .
Time elapsed: 1167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1170/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 115516399 t fired, 116 attempts, .
Time elapsed: 1172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1175/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 116013234 t fired, 117 attempts, .
Time elapsed: 1177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1180/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 116514144 t fired, 117 attempts, .
Time elapsed: 1182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1185/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 117013965 t fired, 118 attempts, .
Time elapsed: 1187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1190/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 117514484 t fired, 118 attempts, .
Time elapsed: 1192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1195/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 118013994 t fired, 119 attempts, .
Time elapsed: 1197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1200/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 118511710 t fired, 119 attempts, .
Time elapsed: 1202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1205/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 119011758 t fired, 120 attempts, .
Time elapsed: 1207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1210/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 119510451 t fired, 120 attempts, .
Time elapsed: 1212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1215/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 120009300 t fired, 121 attempts, .
Time elapsed: 1217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1220/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 120509417 t fired, 121 attempts, .
Time elapsed: 1222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1225/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 121010234 t fired, 122 attempts, .
Time elapsed: 1227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1230/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 121511112 t fired, 122 attempts, .
Time elapsed: 1232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1235/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 122012806 t fired, 123 attempts, .
Time elapsed: 1237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1240/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 122511963 t fired, 123 attempts, .
Time elapsed: 1242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1245/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 123011348 t fired, 124 attempts, .
Time elapsed: 1247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1250/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 123512083 t fired, 124 attempts, .
Time elapsed: 1252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1255/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 124011915 t fired, 125 attempts, .
Time elapsed: 1257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1260/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 124512452 t fired, 125 attempts, .
Time elapsed: 1262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1265/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 125012935 t fired, 126 attempts, .
Time elapsed: 1267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1270/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 125511989 t fired, 126 attempts, .
Time elapsed: 1272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1275/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 126013114 t fired, 127 attempts, .
Time elapsed: 1277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1280/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 126512048 t fired, 127 attempts, .
Time elapsed: 1282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1285/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 127014150 t fired, 128 attempts, .
Time elapsed: 1287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1290/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 127517544 t fired, 128 attempts, .
Time elapsed: 1292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1295/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 128019382 t fired, 129 attempts, .
Time elapsed: 1297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1300/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 128522207 t fired, 129 attempts, .
Time elapsed: 1302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1305/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 129024989 t fired, 130 attempts, .
Time elapsed: 1307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1310/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 129527508 t fired, 130 attempts, .
Time elapsed: 1312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1315/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 130026769 t fired, 131 attempts, .
Time elapsed: 1317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1320/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 130529390 t fired, 131 attempts, .
Time elapsed: 1322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1325/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 131031670 t fired, 132 attempts, .
Time elapsed: 1327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1330/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 131533821 t fired, 132 attempts, .
Time elapsed: 1332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1335/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 132036260 t fired, 133 attempts, .
Time elapsed: 1337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1340/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 132536837 t fired, 133 attempts, .
Time elapsed: 1342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1345/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 133038243 t fired, 134 attempts, .
Time elapsed: 1347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1350/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 133540384 t fired, 134 attempts, .
Time elapsed: 1352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1355/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 134041882 t fired, 135 attempts, .
Time elapsed: 1357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1360/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 134542872 t fired, 135 attempts, .
Time elapsed: 1362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1365/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 135044023 t fired, 136 attempts, .
Time elapsed: 1367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1370/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 135545125 t fired, 136 attempts, .
Time elapsed: 1372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1375/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 136046873 t fired, 137 attempts, .
Time elapsed: 1377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1380/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 136547913 t fired, 137 attempts, .
Time elapsed: 1382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1385/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 137049536 t fired, 138 attempts, .
Time elapsed: 1387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1390/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 137551799 t fired, 138 attempts, .
Time elapsed: 1392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1395/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 138054266 t fired, 139 attempts, .
Time elapsed: 1397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1400/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 138557075 t fired, 139 attempts, .
Time elapsed: 1402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1405/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 139059433 t fired, 140 attempts, .
Time elapsed: 1407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1410/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 139561515 t fired, 140 attempts, .
Time elapsed: 1412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1415/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 140063199 t fired, 141 attempts, .
Time elapsed: 1417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1420/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 140561039 t fired, 141 attempts, .
Time elapsed: 1422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1425/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 141059624 t fired, 142 attempts, .
Time elapsed: 1427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1430/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 141557432 t fired, 142 attempts, .
Time elapsed: 1432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1435/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 142054935 t fired, 143 attempts, .
Time elapsed: 1437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1440/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 142552727 t fired, 143 attempts, .
Time elapsed: 1442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1445/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 143051406 t fired, 144 attempts, .
Time elapsed: 1447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1450/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 143549104 t fired, 144 attempts, .
Time elapsed: 1452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1455/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 144047018 t fired, 145 attempts, .
Time elapsed: 1457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1460/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 144545182 t fired, 145 attempts, .
Time elapsed: 1462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1465/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 145043590 t fired, 146 attempts, .
Time elapsed: 1467 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1470/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 145541951 t fired, 146 attempts, .
Time elapsed: 1472 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1475/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 146039459 t fired, 147 attempts, .
Time elapsed: 1477 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1480/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 146535711 t fired, 147 attempts, .
Time elapsed: 1482 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1485/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 147027393 t fired, 148 attempts, .
Time elapsed: 1487 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1490/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 147522252 t fired, 148 attempts, .
Time elapsed: 1492 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1495/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 148020117 t fired, 149 attempts, .
Time elapsed: 1497 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1500/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 148517559 t fired, 149 attempts, .
Time elapsed: 1502 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1505/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 149014600 t fired, 150 attempts, .
Time elapsed: 1507 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1510/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 149505549 t fired, 150 attempts, .
Time elapsed: 1512 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1515/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 149996871 t fired, 150 attempts, .
Time elapsed: 1517 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1520/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 150493396 t fired, 151 attempts, .
Time elapsed: 1522 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1525/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 150987843 t fired, 151 attempts, .
Time elapsed: 1527 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1530/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 151480264 t fired, 152 attempts, .
Time elapsed: 1532 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1535/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 151978368 t fired, 152 attempts, .
Time elapsed: 1537 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1540/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 152476276 t fired, 153 attempts, .
Time elapsed: 1542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1545/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 152974125 t fired, 153 attempts, .
Time elapsed: 1547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1550/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 153471336 t fired, 154 attempts, .
Time elapsed: 1552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1555/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 153969001 t fired, 154 attempts, .
Time elapsed: 1557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1560/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 154466624 t fired, 155 attempts, .
Time elapsed: 1562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1565/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 154964953 t fired, 155 attempts, .
Time elapsed: 1567 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1570/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 155461931 t fired, 156 attempts, .
Time elapsed: 1572 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1575/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 155959825 t fired, 156 attempts, .
Time elapsed: 1577 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1580/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 156458002 t fired, 157 attempts, .
Time elapsed: 1582 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1585/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 156955831 t fired, 157 attempts, .
Time elapsed: 1587 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1590/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 157455079 t fired, 158 attempts, .
Time elapsed: 1592 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1595/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 157952833 t fired, 158 attempts, .
Time elapsed: 1597 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1600/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 158448204 t fired, 159 attempts, .
Time elapsed: 1602 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1605/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 158946541 t fired, 159 attempts, .
Time elapsed: 1607 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1610/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 159444841 t fired, 160 attempts, .
Time elapsed: 1612 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1615/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 159942275 t fired, 160 attempts, .
Time elapsed: 1617 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1620/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 160440703 t fired, 161 attempts, .
Time elapsed: 1622 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1625/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 160939147 t fired, 161 attempts, .
Time elapsed: 1627 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1630/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 161437426 t fired, 162 attempts, .
Time elapsed: 1632 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1635/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 161934904 t fired, 162 attempts, .
Time elapsed: 1637 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1640/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 162433180 t fired, 163 attempts, .
Time elapsed: 1642 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1645/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 162931864 t fired, 163 attempts, .
Time elapsed: 1647 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1650/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 163430950 t fired, 164 attempts, .
Time elapsed: 1652 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1655/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 163928538 t fired, 164 attempts, .
Time elapsed: 1657 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1660/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 164426910 t fired, 165 attempts, .
Time elapsed: 1662 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1665/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 164925636 t fired, 165 attempts, .
Time elapsed: 1667 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1670/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 165424008 t fired, 166 attempts, .
Time elapsed: 1672 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1675/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 165922108 t fired, 166 attempts, .
Time elapsed: 1677 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1680/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 166420719 t fired, 167 attempts, .
Time elapsed: 1682 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1685/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 166919114 t fired, 167 attempts, .
Time elapsed: 1687 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1690/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 167417628 t fired, 168 attempts, .
Time elapsed: 1692 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1695/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 167916246 t fired, 168 attempts, .
Time elapsed: 1697 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1700/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 168414487 t fired, 169 attempts, .
Time elapsed: 1702 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1705/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 168912144 t fired, 169 attempts, .
Time elapsed: 1707 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1710/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 169409382 t fired, 170 attempts, .
Time elapsed: 1712 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1715/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 169907458 t fired, 170 attempts, .
Time elapsed: 1717 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1720/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 170405000 t fired, 171 attempts, .
Time elapsed: 1722 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1725/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 170902553 t fired, 171 attempts, .
Time elapsed: 1727 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1730/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 171400105 t fired, 172 attempts, .
Time elapsed: 1732 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1735/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 171897587 t fired, 172 attempts, .
Time elapsed: 1737 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1740/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 172395531 t fired, 173 attempts, .
Time elapsed: 1742 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1745/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 172893426 t fired, 173 attempts, .
Time elapsed: 1747 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1750/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 173390638 t fired, 174 attempts, .
Time elapsed: 1752 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1755/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 173888319 t fired, 174 attempts, .
Time elapsed: 1757 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1760/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 174386174 t fired, 175 attempts, .
Time elapsed: 1762 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1765/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 174884362 t fired, 175 attempts, .
Time elapsed: 1767 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1770/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 175380842 t fired, 176 attempts, .
Time elapsed: 1772 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1775/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 175879372 t fired, 176 attempts, .
Time elapsed: 1777 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1780/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 176377279 t fired, 177 attempts, .
Time elapsed: 1782 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1785/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 176874696 t fired, 177 attempts, .
Time elapsed: 1787 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1790/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 177372390 t fired, 178 attempts, .
Time elapsed: 1792 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1795/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 177869925 t fired, 178 attempts, .
Time elapsed: 1797 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1800/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 178367698 t fired, 179 attempts, .
Time elapsed: 1802 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1805/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 178859123 t fired, 179 attempts, .
Time elapsed: 1807 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1810/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 179351320 t fired, 180 attempts, .
Time elapsed: 1812 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1815/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 179848197 t fired, 180 attempts, .
Time elapsed: 1817 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1820/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 180346713 t fired, 181 attempts, .
Time elapsed: 1822 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1825/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 180845031 t fired, 181 attempts, .
Time elapsed: 1827 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1830/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 181342676 t fired, 182 attempts, .
Time elapsed: 1832 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1835/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 181839505 t fired, 182 attempts, .
Time elapsed: 1837 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1840/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 182335201 t fired, 183 attempts, .
Time elapsed: 1842 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1845/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 182832897 t fired, 183 attempts, .
Time elapsed: 1847 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1850/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 183330908 t fired, 184 attempts, .
Time elapsed: 1852 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1855/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 183828865 t fired, 184 attempts, .
Time elapsed: 1857 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1860/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 184327901 t fired, 185 attempts, .
Time elapsed: 1862 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1865/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 184825966 t fired, 185 attempts, .
Time elapsed: 1867 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1870/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 185323843 t fired, 186 attempts, .
Time elapsed: 1872 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1875/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 185819623 t fired, 186 attempts, .
Time elapsed: 1877 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1880/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 186316591 t fired, 187 attempts, .
Time elapsed: 1882 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1885/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 186814979 t fired, 187 attempts, .
Time elapsed: 1887 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1890/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 187312769 t fired, 188 attempts, .
Time elapsed: 1892 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1895/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 187807600 t fired, 188 attempts, .
Time elapsed: 1897 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1900/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 188304802 t fired, 189 attempts, .
Time elapsed: 1902 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1905/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 188800426 t fired, 189 attempts, .
Time elapsed: 1907 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1910/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 189293120 t fired, 190 attempts, .
Time elapsed: 1912 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1915/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 189785153 t fired, 190 attempts, .
Time elapsed: 1917 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1920/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 190277289 t fired, 191 attempts, .
Time elapsed: 1922 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1925/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 190768350 t fired, 191 attempts, .
Time elapsed: 1927 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1930/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 191261260 t fired, 192 attempts, .
Time elapsed: 1932 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1935/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 191757661 t fired, 192 attempts, .
Time elapsed: 1937 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1940/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 192250239 t fired, 193 attempts, .
Time elapsed: 1942 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1945/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 192747402 t fired, 193 attempts, .
Time elapsed: 1947 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1950/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 193243704 t fired, 194 attempts, .
Time elapsed: 1952 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1955/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 193737491 t fired, 194 attempts, .
Time elapsed: 1957 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1960/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 194231676 t fired, 195 attempts, .
Time elapsed: 1962 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1965/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 194724930 t fired, 195 attempts, .
Time elapsed: 1967 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1970/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 195217200 t fired, 196 attempts, .
Time elapsed: 1972 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1975/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 195706595 t fired, 196 attempts, .
Time elapsed: 1977 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1980/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 196192632 t fired, 197 attempts, .
Time elapsed: 1982 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1985/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 196677595 t fired, 197 attempts, .
Time elapsed: 1987 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1990/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 197163376 t fired, 198 attempts, .
Time elapsed: 1992 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 1995/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 197649631 t fired, 198 attempts, .
Time elapsed: 1997 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2000/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 198135694 t fired, 199 attempts, .
Time elapsed: 2002 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2005/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 198621013 t fired, 199 attempts, .
Time elapsed: 2007 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2010/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 199100630 t fired, 200 attempts, .
Time elapsed: 2012 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2015/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 199580923 t fired, 200 attempts, .
Time elapsed: 2017 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2020/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 200058361 t fired, 201 attempts, .
Time elapsed: 2022 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2025/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 200537911 t fired, 201 attempts, .
Time elapsed: 2027 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2030/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 201021357 t fired, 202 attempts, .
Time elapsed: 2032 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2035/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 201504080 t fired, 202 attempts, .
Time elapsed: 2037 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2040/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 201985328 t fired, 202 attempts, .
Time elapsed: 2042 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2045/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 202462369 t fired, 203 attempts, .
Time elapsed: 2047 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2050/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 202945319 t fired, 203 attempts, .
Time elapsed: 2052 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2055/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 203430869 t fired, 204 attempts, .
Time elapsed: 2057 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2060/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 203916317 t fired, 204 attempts, .
Time elapsed: 2062 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2065/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 204401503 t fired, 205 attempts, .
Time elapsed: 2067 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2070/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 204891908 t fired, 205 attempts, .
Time elapsed: 2072 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2075/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 205384156 t fired, 206 attempts, .
Time elapsed: 2077 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2080/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 205869688 t fired, 206 attempts, .
Time elapsed: 2082 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2085/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 206355606 t fired, 207 attempts, .
Time elapsed: 2087 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2090/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 206841494 t fired, 207 attempts, .
Time elapsed: 2092 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2095/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 207326973 t fired, 208 attempts, .
Time elapsed: 2097 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2100/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 207812654 t fired, 208 attempts, .
Time elapsed: 2102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2105/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 208298095 t fired, 209 attempts, .
Time elapsed: 2107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2110/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 208783952 t fired, 209 attempts, .
Time elapsed: 2112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2115/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 209269138 t fired, 210 attempts, .
Time elapsed: 2117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2120/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 209755227 t fired, 210 attempts, .
Time elapsed: 2122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2125/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 210240555 t fired, 211 attempts, .
Time elapsed: 2127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2130/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 210726080 t fired, 211 attempts, .
Time elapsed: 2132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2135/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 211211316 t fired, 212 attempts, .
Time elapsed: 2137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2140/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 211696642 t fired, 212 attempts, .
Time elapsed: 2142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2145/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 212182130 t fired, 213 attempts, .
Time elapsed: 2147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2150/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 212667530 t fired, 213 attempts, .
Time elapsed: 2152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2155/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 213154558 t fired, 214 attempts, .
Time elapsed: 2157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2160/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 213636227 t fired, 214 attempts, .
Time elapsed: 2162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2165/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 214111321 t fired, 215 attempts, .
Time elapsed: 2167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2170/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 214587191 t fired, 215 attempts, .
Time elapsed: 2172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2175/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 215063149 t fired, 216 attempts, .
Time elapsed: 2177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2180/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 215539819 t fired, 216 attempts, .
Time elapsed: 2182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2185/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 216018039 t fired, 217 attempts, .
Time elapsed: 2187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2190/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 216495689 t fired, 217 attempts, .
Time elapsed: 2192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2195/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 216970872 t fired, 217 attempts, .
Time elapsed: 2197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2200/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 217446209 t fired, 218 attempts, .
Time elapsed: 2202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2205/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 217921397 t fired, 218 attempts, .
Time elapsed: 2207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2210/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 218396685 t fired, 219 attempts, .
Time elapsed: 2212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2215/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 218871652 t fired, 219 attempts, .
Time elapsed: 2217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2220/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 219356356 t fired, 220 attempts, .
Time elapsed: 2222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2225/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 219844427 t fired, 220 attempts, .
Time elapsed: 2227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2230/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 220333248 t fired, 221 attempts, .
Time elapsed: 2232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2235/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 220818619 t fired, 221 attempts, .
Time elapsed: 2237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2240/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 221303286 t fired, 222 attempts, .
Time elapsed: 2242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2245/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 221789112 t fired, 222 attempts, .
Time elapsed: 2247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2250/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 222274051 t fired, 223 attempts, .
Time elapsed: 2252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2255/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 222759410 t fired, 223 attempts, .
Time elapsed: 2257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2260/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 223243707 t fired, 224 attempts, .
Time elapsed: 2262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2265/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 223728410 t fired, 224 attempts, .
Time elapsed: 2267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2270/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 224213964 t fired, 225 attempts, .
Time elapsed: 2272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2275/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 224699059 t fired, 225 attempts, .
Time elapsed: 2277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2280/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 225184249 t fired, 226 attempts, .
Time elapsed: 2282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2285/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 225669586 t fired, 226 attempts, .
Time elapsed: 2287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2290/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 226155978 t fired, 227 attempts, .
Time elapsed: 2292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2295/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 226641462 t fired, 227 attempts, .
Time elapsed: 2297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2300/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 227127386 t fired, 228 attempts, .
Time elapsed: 2302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2306/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 227613487 t fired, 228 attempts, .
Time elapsed: 2308 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2311/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 228099878 t fired, 229 attempts, .
Time elapsed: 2313 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2316/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 228585706 t fired, 229 attempts, .
Time elapsed: 2318 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2321/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 229071454 t fired, 230 attempts, .
Time elapsed: 2323 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2326/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 229557872 t fired, 230 attempts, .
Time elapsed: 2328 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2331/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 230045787 t fired, 231 attempts, .
Time elapsed: 2333 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2336/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 230531332 t fired, 231 attempts, .
Time elapsed: 2338 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2341/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 231016967 t fired, 232 attempts, .
Time elapsed: 2343 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2346/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 231501903 t fired, 232 attempts, .
Time elapsed: 2348 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2351/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 231987655 t fired, 232 attempts, .
Time elapsed: 2353 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2356/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 232474392 t fired, 233 attempts, .
Time elapsed: 2358 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2361/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 232960648 t fired, 233 attempts, .
Time elapsed: 2363 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2366/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 233446170 t fired, 234 attempts, .
Time elapsed: 2368 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2371/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 233934386 t fired, 234 attempts, .
Time elapsed: 2373 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2376/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 234422725 t fired, 235 attempts, .
Time elapsed: 2378 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2381/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 234908256 t fired, 235 attempts, .
Time elapsed: 2383 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2386/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 235394303 t fired, 236 attempts, .
Time elapsed: 2388 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2391/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 235880619 t fired, 236 attempts, .
Time elapsed: 2393 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2396/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 236366438 t fired, 237 attempts, .
Time elapsed: 2398 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2401/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 236852690 t fired, 237 attempts, .
Time elapsed: 2403 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2406/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 237338544 t fired, 238 attempts, .
Time elapsed: 2408 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2411/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 237825100 t fired, 238 attempts, .
Time elapsed: 2413 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2416/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 238311131 t fired, 239 attempts, .
Time elapsed: 2418 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2421/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 238797445 t fired, 239 attempts, .
Time elapsed: 2423 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2426/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 239287453 t fired, 240 attempts, .
Time elapsed: 2428 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2431/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 239779859 t fired, 240 attempts, .
Time elapsed: 2433 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2436/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 240272393 t fired, 241 attempts, .
Time elapsed: 2438 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2441/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 240764219 t fired, 241 attempts, .
Time elapsed: 2443 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2446/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 241256430 t fired, 242 attempts, .
Time elapsed: 2448 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2451/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 241755854 t fired, 242 attempts, .
Time elapsed: 2453 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2456/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 242258472 t fired, 243 attempts, .
Time elapsed: 2458 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2461/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 242759713 t fired, 243 attempts, .
Time elapsed: 2463 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2466/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 243261318 t fired, 244 attempts, .
Time elapsed: 2468 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2471/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 243755620 t fired, 244 attempts, .
Time elapsed: 2473 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2476/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 244249019 t fired, 245 attempts, .
Time elapsed: 2478 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2481/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 244741174 t fired, 245 attempts, .
Time elapsed: 2483 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2486/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 245233624 t fired, 246 attempts, .
Time elapsed: 2488 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2491/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 245726669 t fired, 246 attempts, .
Time elapsed: 2493 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2496/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 246219454 t fired, 247 attempts, .
Time elapsed: 2498 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2501/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 246712155 t fired, 247 attempts, .
Time elapsed: 2503 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2506/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 247205120 t fired, 248 attempts, .
Time elapsed: 2508 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2511/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 247697508 t fired, 248 attempts, .
Time elapsed: 2513 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2516/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 248190839 t fired, 249 attempts, .
Time elapsed: 2518 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2521/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 248683292 t fired, 249 attempts, .
Time elapsed: 2523 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2526/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 249180261 t fired, 250 attempts, .
Time elapsed: 2528 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2531/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 249677370 t fired, 250 attempts, .
Time elapsed: 2533 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2536/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 250174458 t fired, 251 attempts, .
Time elapsed: 2538 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2541/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 250671400 t fired, 251 attempts, .
Time elapsed: 2543 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2546/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 251167115 t fired, 252 attempts, .
Time elapsed: 2548 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2551/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 251674658 t fired, 252 attempts, .
Time elapsed: 2553 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2556/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 252188421 t fired, 253 attempts, .
Time elapsed: 2558 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2561/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 252694781 t fired, 253 attempts, .
Time elapsed: 2563 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2566/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 253197602 t fired, 254 attempts, .
Time elapsed: 2568 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2571/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 253694628 t fired, 254 attempts, .
Time elapsed: 2573 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2576/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 254189688 t fired, 255 attempts, .
Time elapsed: 2578 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2581/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 254686553 t fired, 255 attempts, .
Time elapsed: 2583 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2586/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 255182726 t fired, 256 attempts, .
Time elapsed: 2588 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2591/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 255678988 t fired, 256 attempts, .
Time elapsed: 2593 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2596/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 256175519 t fired, 257 attempts, .
Time elapsed: 2598 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2601/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 256673120 t fired, 257 attempts, .
Time elapsed: 2603 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2606/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 257169951 t fired, 258 attempts, .
Time elapsed: 2608 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2611/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 257668410 t fired, 258 attempts, .
Time elapsed: 2613 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2616/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 258165944 t fired, 259 attempts, .
Time elapsed: 2618 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2621/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 258660542 t fired, 259 attempts, .
Time elapsed: 2623 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2626/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 259155916 t fired, 260 attempts, .
Time elapsed: 2628 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2631/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 259651079 t fired, 260 attempts, .
Time elapsed: 2633 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2636/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 260146347 t fired, 261 attempts, .
Time elapsed: 2638 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2641/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 260641542 t fired, 261 attempts, .
Time elapsed: 2643 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2646/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 261136524 t fired, 262 attempts, .
Time elapsed: 2648 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2651/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 261632179 t fired, 262 attempts, .
Time elapsed: 2653 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2656/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 262127774 t fired, 263 attempts, .
Time elapsed: 2658 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2661/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 262622881 t fired, 263 attempts, .
Time elapsed: 2663 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2666/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 263117701 t fired, 264 attempts, .
Time elapsed: 2668 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2671/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 263613452 t fired, 264 attempts, .
Time elapsed: 2673 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2676/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 264110402 t fired, 265 attempts, .
Time elapsed: 2678 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2681/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 264607738 t fired, 265 attempts, .
Time elapsed: 2683 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2686/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 265105282 t fired, 266 attempts, .
Time elapsed: 2688 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2691/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 265602188 t fired, 266 attempts, .
Time elapsed: 2693 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2696/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 266098733 t fired, 267 attempts, .
Time elapsed: 2698 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2701/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 266595912 t fired, 267 attempts, .
Time elapsed: 2703 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2706/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 267092824 t fired, 268 attempts, .
Time elapsed: 2708 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2711/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 267590104 t fired, 268 attempts, .
Time elapsed: 2713 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2716/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 268086909 t fired, 269 attempts, .
Time elapsed: 2718 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2721/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 268583665 t fired, 269 attempts, .
Time elapsed: 2723 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2726/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 269081356 t fired, 270 attempts, .
Time elapsed: 2728 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2731/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 269578544 t fired, 270 attempts, .
Time elapsed: 2733 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2736/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 270075247 t fired, 271 attempts, .
Time elapsed: 2738 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2741/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 270571749 t fired, 271 attempts, .
Time elapsed: 2743 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2746/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 271068956 t fired, 272 attempts, .
Time elapsed: 2748 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2751/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 271565398 t fired, 272 attempts, .
Time elapsed: 2753 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2756/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 272061564 t fired, 273 attempts, .
Time elapsed: 2758 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2761/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 272557876 t fired, 273 attempts, .
Time elapsed: 2763 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2766/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 273054654 t fired, 274 attempts, .
Time elapsed: 2768 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2771/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 273551481 t fired, 274 attempts, .
Time elapsed: 2773 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2776/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 274048897 t fired, 275 attempts, .
Time elapsed: 2778 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2781/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 274545435 t fired, 275 attempts, .
Time elapsed: 2783 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2786/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 275042797 t fired, 276 attempts, .
Time elapsed: 2788 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2791/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 275539499 t fired, 276 attempts, .
Time elapsed: 2793 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2796/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 276036769 t fired, 277 attempts, .
Time elapsed: 2798 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2801/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 276533438 t fired, 277 attempts, .
Time elapsed: 2803 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2806/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 277030709 t fired, 278 attempts, .
Time elapsed: 2808 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2811/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 277527863 t fired, 278 attempts, .
Time elapsed: 2813 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2816/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 278025433 t fired, 279 attempts, .
Time elapsed: 2818 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2821/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 278522132 t fired, 279 attempts, .
Time elapsed: 2823 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2826/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 279019055 t fired, 280 attempts, .
Time elapsed: 2828 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2831/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 279516133 t fired, 280 attempts, .
Time elapsed: 2833 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2836/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 280013004 t fired, 281 attempts, .
Time elapsed: 2838 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2841/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 280509845 t fired, 281 attempts, .
Time elapsed: 2843 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2846/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 281007216 t fired, 282 attempts, .
Time elapsed: 2848 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2851/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 281504168 t fired, 282 attempts, .
Time elapsed: 2853 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2856/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 282001533 t fired, 283 attempts, .
Time elapsed: 2858 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2861/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 282498908 t fired, 283 attempts, .
Time elapsed: 2863 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2866/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 282995678 t fired, 283 attempts, .
Time elapsed: 2868 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2871/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 283492884 t fired, 284 attempts, .
Time elapsed: 2873 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2876/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 283990300 t fired, 284 attempts, .
Time elapsed: 2878 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2881/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 284487649 t fired, 285 attempts, .
Time elapsed: 2883 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-6-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-02: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-05: DISJ false DISJ
LamportFastMutEx-PT-6-CTLFireability-06: CTL false CTL model checker
LamportFastMutEx-PT-6-CTLFireability-07: CONJ true CONJ
LamportFastMutEx-PT-6-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-PT-6-CTLFireability-12: INITIAL true preprocessing
LamportFastMutEx-PT-6-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-6-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-6-CTLFireability-14: AG 0 0 1 0 3 0 1 0
LamportFastMutEx-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EF FNDP 2886/3598 0/5 LamportFastMutEx-PT-6-CTLFireability-14 284983801 t fired, 285 attempts, .
Time elapsed: 2888 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-PT-6"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is LamportFastMutEx-PT-6, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r230-tall-167856414600426"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-PT-6.tgz
mv LamportFastMutEx-PT-6 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;