fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r230-tall-167856414600378
Last Updated
May 14, 2023

About the Execution of LoLA for LamportFastMutEx-COL-7

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
4441.180 215720.00 216242.00 1566.40 TTFTT?TTF?FTFFTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r230-tall-167856414600378.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is LamportFastMutEx-COL-7, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r230-tall-167856414600378
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 552K
-rw-r--r-- 1 mcc users 9.5K Feb 25 13:43 CTLCardinality.txt
-rw-r--r-- 1 mcc users 105K Feb 25 13:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Feb 25 13:41 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 25 13:41 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.1K Feb 25 16:20 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Feb 25 16:20 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:20 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:20 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 13:49 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 121K Feb 25 13:49 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 13:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 79K Feb 25 13:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:20 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:20 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 2 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 43K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-COL-7-CTLFireability-00
FORMULA_NAME LamportFastMutEx-COL-7-CTLFireability-01
FORMULA_NAME LamportFastMutEx-COL-7-CTLFireability-02
FORMULA_NAME LamportFastMutEx-COL-7-CTLFireability-03
FORMULA_NAME LamportFastMutEx-COL-7-CTLFireability-04
FORMULA_NAME LamportFastMutEx-COL-7-CTLFireability-05
FORMULA_NAME LamportFastMutEx-COL-7-CTLFireability-06
FORMULA_NAME LamportFastMutEx-COL-7-CTLFireability-07
FORMULA_NAME LamportFastMutEx-COL-7-CTLFireability-08
FORMULA_NAME LamportFastMutEx-COL-7-CTLFireability-09
FORMULA_NAME LamportFastMutEx-COL-7-CTLFireability-10
FORMULA_NAME LamportFastMutEx-COL-7-CTLFireability-11
FORMULA_NAME LamportFastMutEx-COL-7-CTLFireability-12
FORMULA_NAME LamportFastMutEx-COL-7-CTLFireability-13
FORMULA_NAME LamportFastMutEx-COL-7-CTLFireability-14
FORMULA_NAME LamportFastMutEx-COL-7-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679456229804

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LamportFastMutEx-COL-7
Not applying reductions.
Model is COL
CTLFireability PT
[2023-03-22 03:37:11] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, CTLFireability, --reduce-single, STATESPACE]
[2023-03-22 03:37:11] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-22 03:37:11] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-22 03:37:11] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-22 03:37:11] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 449 ms
[2023-03-22 03:37:11] [INFO ] Imported 18 HL places and 17 HL transitions for a total of 264 PT places and 672.0 transition bindings in 155 ms.
Parsed 16 properties from file ./CTLFireability.xml in 10 ms.
[2023-03-22 03:37:11] [INFO ] Unfolded HLPN to a Petri net with 264 places and 536 transitions 2352 arcs in 29 ms.
[2023-03-22 03:37:11] [INFO ] Unfolded 16 HLPN properties in 2 ms.
Reduce places removed 0 places and 8 transitions.
Reduce places removed 8 places and 0 transitions.
[2023-03-22 03:37:12] [INFO ] Export to MCC of 16 properties in file ./CTLFireability.STATESPACE.xml took 30 ms.
[2023-03-22 03:37:12] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 256 places, 528 transitions and 2304 arcs took 3 ms.
Total runtime 819 ms.
starting LoLA
BK_INPUT LamportFastMutEx-COL-7
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfCTLFireability

FORMULA LamportFastMutEx-COL-7-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-7-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-7-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-7-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-7-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-7-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-7-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-7-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-7-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-7-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-7-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-7-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-7-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-7-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679456445524

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfCTLFireability/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfCTLFireability/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfCTLFireability/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 66 transitions removed,37 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 108 (type SKEL/SRCH) for 46 LamportFastMutEx-COL-7-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 108 (type SKEL/SRCH) for LamportFastMutEx-COL-7-CTLFireability-10
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 9 (type EXCL) for 6 LamportFastMutEx-COL-7-CTLFireability-02
lola: time limit : 76 sec
lola: memory limit: 32 pages
lola: FINISHED task # 9 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-02
lola: result : false
lola: markings : 15
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 13 (type EXCL) for 6 LamportFastMutEx-COL-7-CTLFireability-02
lola: time limit : 78 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-02
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: planning for (null) stopped (result already fixed).
lola: LAUNCH task # 57 (type EXCL) for 46 LamportFastMutEx-COL-7-CTLFireability-10
lola: time limit : 83 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 57 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-10
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 82 (type EXCL) for 73 LamportFastMutEx-COL-7-CTLFireability-11
lola: time limit : 87 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 110 (type FNDP) for 36 LamportFastMutEx-COL-7-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 111 (type EQUN) for 36 LamportFastMutEx-COL-7-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 113 (type SRCH) for 36 LamportFastMutEx-COL-7-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 113 (type SRCH) for LamportFastMutEx-COL-7-CTLFireability-08
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 110 (type FNDP) for LamportFastMutEx-COL-7-CTLFireability-08
lola: result : true
lola: fired transitions : 2159
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 111 (type EQUN) for LamportFastMutEx-COL-7-CTLFireability-08 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 116 (type SKEL/SRCH) for 46 LamportFastMutEx-COL-7-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 116 (type SKEL/SRCH) for LamportFastMutEx-COL-7-CTLFireability-10
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 117 (type SKEL/SRCH) for 46 LamportFastMutEx-COL-7-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 117 (type SKEL/SRCH) for LamportFastMutEx-COL-7-CTLFireability-10
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 111 (type EQUN) for LamportFastMutEx-COL-7-CTLFireability-08
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-08: DISJ 0 1 0 0 5 0 0 1
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-10: CONJ 0 3 0 0 9 0 0 2
LamportFastMutEx-COL-7-CTLFireability-11: DISJ 0 2 1 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 CTL EXCL 5/163 4/32 LamportFastMutEx-COL-7-CTLFireability-11 664470 m, 132894 m/sec, 2246134 t fired, .

Time elapsed: 12 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-08: DISJ 0 1 0 0 5 0 0 1
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-10: CONJ 0 3 0 0 9 0 0 2
LamportFastMutEx-COL-7-CTLFireability-11: DISJ 0 2 1 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 CTL EXCL 10/163 6/32 LamportFastMutEx-COL-7-CTLFireability-11 1244753 m, 116056 m/sec, 4599312 t fired, .

Time elapsed: 17 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-08: DISJ 0 1 0 0 5 0 0 1
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-10: CONJ 0 3 0 0 9 0 0 2
LamportFastMutEx-COL-7-CTLFireability-11: DISJ 0 2 1 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 CTL EXCL 15/163 9/32 LamportFastMutEx-COL-7-CTLFireability-11 1815292 m, 114107 m/sec, 6978192 t fired, .

Time elapsed: 22 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-08: DISJ 0 1 0 0 5 0 0 1
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-10: CONJ 0 3 0 0 9 0 0 2
LamportFastMutEx-COL-7-CTLFireability-11: DISJ 0 2 1 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 CTL EXCL 20/163 12/32 LamportFastMutEx-COL-7-CTLFireability-11 2401816 m, 117304 m/sec, 9497894 t fired, .

Time elapsed: 27 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-08: DISJ 0 1 0 0 5 0 0 1
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-10: CONJ 0 3 0 0 9 0 0 2
LamportFastMutEx-COL-7-CTLFireability-11: DISJ 0 2 1 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 CTL EXCL 25/163 15/32 LamportFastMutEx-COL-7-CTLFireability-11 3002700 m, 120176 m/sec, 12250011 t fired, .

Time elapsed: 32 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-08: DISJ 0 1 0 0 5 0 0 1
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-10: CONJ 0 3 0 0 9 0 0 2
LamportFastMutEx-COL-7-CTLFireability-11: DISJ 0 2 1 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 CTL EXCL 30/163 17/32 LamportFastMutEx-COL-7-CTLFireability-11 3596756 m, 118811 m/sec, 14987046 t fired, .

Time elapsed: 37 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-08: DISJ 0 1 0 0 5 0 0 1
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-10: CONJ 0 3 0 0 9 0 0 2
LamportFastMutEx-COL-7-CTLFireability-11: DISJ 0 2 1 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 CTL EXCL 35/163 20/32 LamportFastMutEx-COL-7-CTLFireability-11 4182420 m, 117132 m/sec, 17737125 t fired, .

Time elapsed: 42 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-08: DISJ 0 1 0 0 5 0 0 1
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-10: CONJ 0 3 0 0 9 0 0 2
LamportFastMutEx-COL-7-CTLFireability-11: DISJ 0 2 1 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 CTL EXCL 40/163 23/32 LamportFastMutEx-COL-7-CTLFireability-11 4745749 m, 112665 m/sec, 20418172 t fired, .

Time elapsed: 47 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-08: DISJ 0 1 0 0 5 0 0 1
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-10: CONJ 0 3 0 0 9 0 0 2
LamportFastMutEx-COL-7-CTLFireability-11: DISJ 0 2 1 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 CTL EXCL 45/163 26/32 LamportFastMutEx-COL-7-CTLFireability-11 5300513 m, 110952 m/sec, 23022962 t fired, .

Time elapsed: 52 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-08: DISJ 0 1 0 0 5 0 0 1
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-10: CONJ 0 3 0 0 9 0 0 2
LamportFastMutEx-COL-7-CTLFireability-11: DISJ 0 2 1 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 CTL EXCL 50/163 28/32 LamportFastMutEx-COL-7-CTLFireability-11 5853510 m, 110599 m/sec, 25592106 t fired, .

Time elapsed: 57 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-08: DISJ 0 1 0 0 5 0 0 1
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-10: CONJ 0 3 0 0 9 0 0 2
LamportFastMutEx-COL-7-CTLFireability-11: DISJ 0 2 1 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 CTL EXCL 55/163 31/32 LamportFastMutEx-COL-7-CTLFireability-11 6409400 m, 111178 m/sec, 28054150 t fired, .

Time elapsed: 62 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 82 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-08: DISJ 0 1 0 0 5 0 0 1
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-10: CONJ 0 3 0 0 9 0 0 2
LamportFastMutEx-COL-7-CTLFireability-11: DISJ 0 2 0 0 3 0 1 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 67 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 103 (type EXCL) for 94 LamportFastMutEx-COL-7-CTLFireability-14
lola: time limit : 168 sec
lola: memory limit: 32 pages
lola: FINISHED task # 103 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-14
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 76 (type EXCL) for 73 LamportFastMutEx-COL-7-CTLFireability-11
lola: time limit : 185 sec
lola: memory limit: 32 pages
lola: FINISHED task # 76 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-11
lola: result : true
lola: markings : 15
lola: fired transitions : 45
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 71 (type EXCL) for 46 LamportFastMutEx-COL-7-CTLFireability-10
lola: time limit : 207 sec
lola: memory limit: 32 pages
lola: FINISHED task # 71 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-10
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 61 (type EXCL) for 46 LamportFastMutEx-COL-7-CTLFireability-10
lola: time limit : 220 sec
lola: memory limit: 32 pages
lola: FINISHED task # 61 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-10
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 46 LamportFastMutEx-COL-7-CTLFireability-10
lola: time limit : 235 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-10
lola: result : false
lola: markings : 14
lola: fired transitions : 28
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 36 LamportFastMutEx-COL-7-CTLFireability-08
lola: time limit : 252 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-08
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 LamportFastMutEx-COL-7-CTLFireability-07
lola: time limit : 271 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-07
lola: result : true
lola: markings : 15
lola: fired transitions : 40
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 LamportFastMutEx-COL-7-CTLFireability-06
lola: time limit : 294 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-06
lola: result : true
lola: markings : 36879
lola: fired transitions : 99905
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 LamportFastMutEx-COL-7-CTLFireability-05
lola: time limit : 321 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 1 0 0 4 0 0 1
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/321 3/32 LamportFastMutEx-COL-7-CTLFireability-05 430376 m, 86075 m/sec, 2315357 t fired, .

Time elapsed: 72 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 1 0 0 4 0 0 1
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/321 4/32 LamportFastMutEx-COL-7-CTLFireability-05 832201 m, 80365 m/sec, 4616531 t fired, .

Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 1 0 0 4 0 0 1
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/321 6/32 LamportFastMutEx-COL-7-CTLFireability-05 1247221 m, 83004 m/sec, 7099462 t fired, .

Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 1 0 0 4 0 0 1
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/321 8/32 LamportFastMutEx-COL-7-CTLFireability-05 1679517 m, 86459 m/sec, 9732544 t fired, .

Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 1 0 0 4 0 0 1
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/321 10/32 LamportFastMutEx-COL-7-CTLFireability-05 2095687 m, 83234 m/sec, 12273797 t fired, .

Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 1 0 0 4 0 0 1
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/321 12/32 LamportFastMutEx-COL-7-CTLFireability-05 2525005 m, 85863 m/sec, 14828190 t fired, .

Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 1 0 0 4 0 0 1
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/321 14/32 LamportFastMutEx-COL-7-CTLFireability-05 2951444 m, 85287 m/sec, 17397344 t fired, .

Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 1 0 0 4 0 0 1
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/321 16/32 LamportFastMutEx-COL-7-CTLFireability-05 3360690 m, 81849 m/sec, 19889774 t fired, .

Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 1 0 0 4 0 0 1
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/321 18/32 LamportFastMutEx-COL-7-CTLFireability-05 3767164 m, 81294 m/sec, 22390937 t fired, .

Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 1 0 0 4 0 0 1
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 50/321 20/32 LamportFastMutEx-COL-7-CTLFireability-05 4176581 m, 81883 m/sec, 24936758 t fired, .

Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 1 0 0 4 0 0 1
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 55/321 22/32 LamportFastMutEx-COL-7-CTLFireability-05 4577981 m, 80280 m/sec, 27422043 t fired, .

Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 1 0 0 4 0 0 1
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 60/321 24/32 LamportFastMutEx-COL-7-CTLFireability-05 4978642 m, 80132 m/sec, 29947708 t fired, .

Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 1 0 0 4 0 0 1
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 65/321 26/32 LamportFastMutEx-COL-7-CTLFireability-05 5374939 m, 79259 m/sec, 32402671 t fired, .

Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 1 0 0 4 0 0 1
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 70/321 28/32 LamportFastMutEx-COL-7-CTLFireability-05 5771876 m, 79387 m/sec, 34933664 t fired, .

Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 1 0 0 4 0 0 1
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 75/321 30/32 LamportFastMutEx-COL-7-CTLFireability-05 6177089 m, 81042 m/sec, 37539683 t fired, .

Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 1 0 0 4 0 0 1
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 80/321 31/32 LamportFastMutEx-COL-7-CTLFireability-05 6576569 m, 79896 m/sec, 40057943 t fired, .

Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-03: F 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-14: DISJ 0 1 0 0 4 0 0 1
LamportFastMutEx-COL-7-CTLFireability-15: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 LamportFastMutEx-COL-7-CTLFireability-01
lola: time limit : 344 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-01
lola: result : true
lola: markings : 102082
lola: fired transitions : 287608
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 LamportFastMutEx-COL-7-CTLFireability-00
lola: time limit : 383 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-00
lola: result : true
lola: markings : 102658
lola: fired transitions : 288930
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 114 (type EXCL) for 21 LamportFastMutEx-COL-7-CTLFireability-03
lola: time limit : 430 sec
lola: memory limit: 32 pages
lola: FINISHED task # 114 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-03
lola: result : false
lola: markings : 128
lola: fired transitions : 448
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 97 (type EXCL) for 94 LamportFastMutEx-COL-7-CTLFireability-14
lola: time limit : 492 sec
lola: memory limit: 32 pages
lola: FINISHED task # 97 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-14
lola: result : true
lola: markings : 14
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 106 (type EXCL) for 105 LamportFastMutEx-COL-7-CTLFireability-15
lola: time limit : 574 sec
lola: memory limit: 32 pages
lola: FINISHED task # 106 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-15
lola: result : true
lola: markings : 26
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 115 (type EXCL) for 91 LamportFastMutEx-COL-7-CTLFireability-13
lola: time limit : 689 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-03: F true state space / EG
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-14: DISJ true state space / EG
LamportFastMutEx-COL-7-CTLFireability-15: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
115 LTL EXCL 4/689 3/32 LamportFastMutEx-COL-7-CTLFireability-13 416556 m, 83311 m/sec, 1197787 t fired, .

Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-03: F true state space / EG
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-14: DISJ true state space / EG
LamportFastMutEx-COL-7-CTLFireability-15: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
115 LTL EXCL 9/689 6/32 LamportFastMutEx-COL-7-CTLFireability-13 835313 m, 83751 m/sec, 2573416 t fired, .

Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-03: F true state space / EG
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-14: DISJ true state space / EG
LamportFastMutEx-COL-7-CTLFireability-15: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
115 LTL EXCL 14/689 9/32 LamportFastMutEx-COL-7-CTLFireability-13 1272808 m, 87499 m/sec, 4004729 t fired, .

Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-03: F true state space / EG
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-14: DISJ true state space / EG
LamportFastMutEx-COL-7-CTLFireability-15: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
115 LTL EXCL 19/689 12/32 LamportFastMutEx-COL-7-CTLFireability-13 1688364 m, 83111 m/sec, 5398375 t fired, .

Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 115 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-13
lola: result : false
lola: markings : 1746916
lola: fired transitions : 5665113
lola: time used : 20.000000
lola: memory pages used : 12
lola: LAUNCH task # 25 (type EXCL) for 24 LamportFastMutEx-COL-7-CTLFireability-04
lola: time limit : 856 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-04
lola: result : true
lola: markings : 15
lola: fired transitions : 30
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 LamportFastMutEx-COL-7-CTLFireability-09
lola: time limit : 1142 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-03: F true state space / EG
LamportFastMutEx-COL-7-CTLFireability-04: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL false LTL model checker
LamportFastMutEx-COL-7-CTLFireability-14: DISJ true state space / EG
LamportFastMutEx-COL-7-CTLFireability-15: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 4/1142 5/32 LamportFastMutEx-COL-7-CTLFireability-09 839161 m, 167832 m/sec, 2716632 t fired, .

Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-03: F true state space / EG
LamportFastMutEx-COL-7-CTLFireability-04: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL false LTL model checker
LamportFastMutEx-COL-7-CTLFireability-14: DISJ true state space / EG
LamportFastMutEx-COL-7-CTLFireability-15: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 9/1142 10/32 LamportFastMutEx-COL-7-CTLFireability-09 1729050 m, 177977 m/sec, 6303684 t fired, .

Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-03: F true state space / EG
LamportFastMutEx-COL-7-CTLFireability-04: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL false LTL model checker
LamportFastMutEx-COL-7-CTLFireability-14: DISJ true state space / EG
LamportFastMutEx-COL-7-CTLFireability-15: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 14/1142 14/32 LamportFastMutEx-COL-7-CTLFireability-09 2504228 m, 155035 m/sec, 9817976 t fired, .

Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-03: F true state space / EG
LamportFastMutEx-COL-7-CTLFireability-04: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL false LTL model checker
LamportFastMutEx-COL-7-CTLFireability-14: DISJ true state space / EG
LamportFastMutEx-COL-7-CTLFireability-15: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 19/1142 18/32 LamportFastMutEx-COL-7-CTLFireability-09 3227199 m, 144594 m/sec, 13298640 t fired, .

Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-03: F true state space / EG
LamportFastMutEx-COL-7-CTLFireability-04: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL false LTL model checker
LamportFastMutEx-COL-7-CTLFireability-14: DISJ true state space / EG
LamportFastMutEx-COL-7-CTLFireability-15: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 24/1142 22/32 LamportFastMutEx-COL-7-CTLFireability-09 3934270 m, 141414 m/sec, 16733708 t fired, .

Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-03: F true state space / EG
LamportFastMutEx-COL-7-CTLFireability-04: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL false LTL model checker
LamportFastMutEx-COL-7-CTLFireability-14: DISJ true state space / EG
LamportFastMutEx-COL-7-CTLFireability-15: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 29/1142 26/32 LamportFastMutEx-COL-7-CTLFireability-09 4649517 m, 143049 m/sec, 20119047 t fired, .

Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-03: F true state space / EG
LamportFastMutEx-COL-7-CTLFireability-04: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL false LTL model checker
LamportFastMutEx-COL-7-CTLFireability-14: DISJ true state space / EG
LamportFastMutEx-COL-7-CTLFireability-15: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 34/1142 30/32 LamportFastMutEx-COL-7-CTLFireability-09 5325051 m, 135106 m/sec, 23477268 t fired, .

Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-03: F true state space / EG
LamportFastMutEx-COL-7-CTLFireability-04: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL false LTL model checker
LamportFastMutEx-COL-7-CTLFireability-14: DISJ true state space / EG
LamportFastMutEx-COL-7-CTLFireability-15: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-7-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-7-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-7-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 89 (type EXCL) for 84 LamportFastMutEx-COL-7-CTLFireability-12
lola: time limit : 1694 sec
lola: memory limit: 32 pages
lola: FINISHED task # 89 (type EXCL) for LamportFastMutEx-COL-7-CTLFireability-12
lola: result : false
lola: markings : 102076
lola: fired transitions : 575197
lola: time used : 1.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-02: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-03: F true state space / EG
LamportFastMutEx-COL-7-CTLFireability-04: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-05: CTL unknown AGGR
LamportFastMutEx-COL-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-08: DISJ false DISJ
LamportFastMutEx-COL-7-CTLFireability-09: CTL unknown AGGR
LamportFastMutEx-COL-7-CTLFireability-10: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-11: DISJ true CTL model checker
LamportFastMutEx-COL-7-CTLFireability-12: CONJ false CTL model checker
LamportFastMutEx-COL-7-CTLFireability-13: SP ACTL false LTL model checker
LamportFastMutEx-COL-7-CTLFireability-14: DISJ true state space / EG
LamportFastMutEx-COL-7-CTLFireability-15: EFEG true state space /EFEG


Time elapsed: 213 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-COL-7"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is LamportFastMutEx-COL-7, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r230-tall-167856414600378"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-COL-7.tgz
mv LamportFastMutEx-COL-7 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;