fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r230-tall-167856414500362
Last Updated
May 14, 2023

About the Execution of LoLA for LamportFastMutEx-COL-5

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2639.483 111309.00 110032.00 676.10 ?TTFFT?FTFTTTFTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r230-tall-167856414500362.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is LamportFastMutEx-COL-5, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r230-tall-167856414500362
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 488K
-rw-r--r-- 1 mcc users 6.4K Feb 25 13:41 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K Feb 25 13:41 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.2K Feb 25 13:40 CTLFireability.txt
-rw-r--r-- 1 mcc users 63K Feb 25 13:40 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:20 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:20 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:20 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:20 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 13:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Feb 25 13:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.8K Feb 25 13:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74K Feb 25 13:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:20 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:20 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 2 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 41K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-COL-5-CTLFireability-00
FORMULA_NAME LamportFastMutEx-COL-5-CTLFireability-01
FORMULA_NAME LamportFastMutEx-COL-5-CTLFireability-02
FORMULA_NAME LamportFastMutEx-COL-5-CTLFireability-03
FORMULA_NAME LamportFastMutEx-COL-5-CTLFireability-04
FORMULA_NAME LamportFastMutEx-COL-5-CTLFireability-05
FORMULA_NAME LamportFastMutEx-COL-5-CTLFireability-06
FORMULA_NAME LamportFastMutEx-COL-5-CTLFireability-07
FORMULA_NAME LamportFastMutEx-COL-5-CTLFireability-08
FORMULA_NAME LamportFastMutEx-COL-5-CTLFireability-09
FORMULA_NAME LamportFastMutEx-COL-5-CTLFireability-10
FORMULA_NAME LamportFastMutEx-COL-5-CTLFireability-11
FORMULA_NAME LamportFastMutEx-COL-5-CTLFireability-12
FORMULA_NAME LamportFastMutEx-COL-5-CTLFireability-13
FORMULA_NAME LamportFastMutEx-COL-5-CTLFireability-14
FORMULA_NAME LamportFastMutEx-COL-5-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679451716842

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LamportFastMutEx-COL-5
Not applying reductions.
Model is COL
CTLFireability PT
[2023-03-22 02:21:58] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, CTLFireability, --reduce-single, STATESPACE]
[2023-03-22 02:21:58] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-22 02:21:58] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-22 02:21:58] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-22 02:21:58] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 421 ms
[2023-03-22 02:21:58] [INFO ] Imported 18 HL places and 17 HL transitions for a total of 174 PT places and 396.0 transition bindings in 14 ms.
Parsed 16 properties from file ./CTLFireability.xml in 12 ms.
[2023-03-22 02:21:58] [INFO ] Unfolded HLPN to a Petri net with 174 places and 318 transitions 1380 arcs in 22 ms.
[2023-03-22 02:21:58] [INFO ] Unfolded 16 HLPN properties in 2 ms.
Reduce places removed 0 places and 6 transitions.
Reduce places removed 6 places and 0 transitions.
[2023-03-22 02:21:58] [INFO ] Export to MCC of 16 properties in file ./CTLFireability.STATESPACE.xml took 130 ms.
[2023-03-22 02:21:58] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 168 places, 312 transitions and 1344 arcs took 3 ms.
Total runtime 730 ms.
starting LoLA
BK_INPUT LamportFastMutEx-COL-5
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfCTLFireability

FORMULA LamportFastMutEx-COL-5-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-5-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-5-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-5-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-5-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-5-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-5-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-5-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-5-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-5-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-5-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-5-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-5-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-5-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679451828151

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfCTLFireability/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfCTLFireability/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfCTLFireability/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 52 transitions removed,31 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 31 (type EXCL) for 30 LamportFastMutEx-COL-5-CTLFireability-10
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for LamportFastMutEx-COL-5-CTLFireability-10
lola: result : true
lola: markings : 13
lola: fired transitions : 53
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 28 (type EXCL) for 27 LamportFastMutEx-COL-5-CTLFireability-09
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for LamportFastMutEx-COL-5-CTLFireability-09
lola: result : false
lola: markings : 13
lola: fired transitions : 40
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 1 (type EXCL) for 0 LamportFastMutEx-COL-5-CTLFireability-00
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:714
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/256 3/32 LamportFastMutEx-COL-5-CTLFireability-00 634524 m, 126904 m/sec, 3562929 t fired, .

Time elapsed: 8 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/256 6/32 LamportFastMutEx-COL-5-CTLFireability-00 1262101 m, 125515 m/sec, 7295336 t fired, .

Time elapsed: 13 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/256 9/32 LamportFastMutEx-COL-5-CTLFireability-00 1892055 m, 125990 m/sec, 11091471 t fired, .

Time elapsed: 18 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/256 12/32 LamportFastMutEx-COL-5-CTLFireability-00 2511573 m, 123903 m/sec, 14948027 t fired, .

Time elapsed: 23 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/256 15/32 LamportFastMutEx-COL-5-CTLFireability-00 3130557 m, 123796 m/sec, 18821509 t fired, .

Time elapsed: 28 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/256 17/32 LamportFastMutEx-COL-5-CTLFireability-00 3734031 m, 120694 m/sec, 22664006 t fired, .

Time elapsed: 33 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/256 20/32 LamportFastMutEx-COL-5-CTLFireability-00 4330684 m, 119330 m/sec, 26475497 t fired, .

Time elapsed: 38 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/256 23/32 LamportFastMutEx-COL-5-CTLFireability-00 4920297 m, 117922 m/sec, 30305992 t fired, .

Time elapsed: 43 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/256 25/32 LamportFastMutEx-COL-5-CTLFireability-00 5501850 m, 116310 m/sec, 34127545 t fired, .

Time elapsed: 48 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/256 28/32 LamportFastMutEx-COL-5-CTLFireability-00 6078739 m, 115377 m/sec, 37934271 t fired, .

Time elapsed: 53 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/256 30/32 LamportFastMutEx-COL-5-CTLFireability-00 6645369 m, 113326 m/sec, 41684575 t fired, .

Time elapsed: 58 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for LamportFastMutEx-COL-5-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 63 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 LamportFastMutEx-COL-5-CTLFireability-15
lola: time limit : 272 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for LamportFastMutEx-COL-5-CTLFireability-15
lola: result : true
lola: markings : 13
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 LamportFastMutEx-COL-5-CTLFireability-14
lola: time limit : 294 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for LamportFastMutEx-COL-5-CTLFireability-14
lola: result : true
lola: markings : 2896
lola: fired transitions : 7716
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 LamportFastMutEx-COL-5-CTLFireability-13
lola: time limit : 321 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for LamportFastMutEx-COL-5-CTLFireability-13
lola: result : false
lola: markings : 13
lola: fired transitions : 38
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 LamportFastMutEx-COL-5-CTLFireability-11
lola: time limit : 353 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for LamportFastMutEx-COL-5-CTLFireability-11
lola: result : true
lola: markings : 10347
lola: fired transitions : 17846
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 LamportFastMutEx-COL-5-CTLFireability-07
lola: time limit : 393 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for LamportFastMutEx-COL-5-CTLFireability-07
lola: result : false
lola: markings : 725
lola: fired transitions : 2904
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 LamportFastMutEx-COL-5-CTLFireability-06
lola: time limit : 442 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-07: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-11: EXEF true state space /EXEF
LamportFastMutEx-COL-5-CTLFireability-13: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-14: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/442 5/32 LamportFastMutEx-COL-5-CTLFireability-06 975254 m, 195050 m/sec, 4615199 t fired, .

Time elapsed: 68 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-07: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-11: EXEF true state space /EXEF
LamportFastMutEx-COL-5-CTLFireability-13: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-14: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/442 9/32 LamportFastMutEx-COL-5-CTLFireability-06 1886427 m, 182234 m/sec, 9182874 t fired, .

Time elapsed: 73 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-07: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-11: EXEF true state space /EXEF
LamportFastMutEx-COL-5-CTLFireability-13: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-14: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/442 13/32 LamportFastMutEx-COL-5-CTLFireability-06 2758245 m, 174363 m/sec, 13719176 t fired, .

Time elapsed: 78 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-07: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-11: EXEF true state space /EXEF
LamportFastMutEx-COL-5-CTLFireability-13: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-14: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/442 17/32 LamportFastMutEx-COL-5-CTLFireability-06 3626026 m, 173556 m/sec, 18336170 t fired, .

Time elapsed: 83 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-07: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-11: EXEF true state space /EXEF
LamportFastMutEx-COL-5-CTLFireability-13: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-14: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/442 21/32 LamportFastMutEx-COL-5-CTLFireability-06 4464388 m, 167672 m/sec, 22891628 t fired, .

Time elapsed: 88 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-07: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-11: EXEF true state space /EXEF
LamportFastMutEx-COL-5-CTLFireability-13: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-14: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/442 24/32 LamportFastMutEx-COL-5-CTLFireability-06 5288972 m, 164916 m/sec, 27436604 t fired, .

Time elapsed: 93 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-07: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-11: EXEF true state space /EXEF
LamportFastMutEx-COL-5-CTLFireability-13: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-14: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/442 28/32 LamportFastMutEx-COL-5-CTLFireability-06 6102200 m, 162645 m/sec, 31958439 t fired, .

Time elapsed: 98 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-07: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-11: EXEF true state space /EXEF
LamportFastMutEx-COL-5-CTLFireability-13: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-14: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 40/442 32/32 LamportFastMutEx-COL-5-CTLFireability-06 6898924 m, 159344 m/sec, 36447485 t fired, .

Time elapsed: 103 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for LamportFastMutEx-COL-5-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-07: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-11: EXEF true state space /EXEF
LamportFastMutEx-COL-5-CTLFireability-13: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-14: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-5-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-05: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-COL-5-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 108 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 LamportFastMutEx-COL-5-CTLFireability-04
lola: time limit : 498 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for LamportFastMutEx-COL-5-CTLFireability-04
lola: result : false
lola: markings : 204
lola: fired transitions : 442
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 LamportFastMutEx-COL-5-CTLFireability-02
lola: time limit : 582 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for LamportFastMutEx-COL-5-CTLFireability-02
lola: result : true
lola: markings : 34964
lola: fired transitions : 103337
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 LamportFastMutEx-COL-5-CTLFireability-01
lola: time limit : 698 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for LamportFastMutEx-COL-5-CTLFireability-01
lola: result : true
lola: markings : 81922
lola: fired transitions : 199123
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 LamportFastMutEx-COL-5-CTLFireability-08
lola: time limit : 872 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for LamportFastMutEx-COL-5-CTLFireability-08
lola: result : true
lola: markings : 13
lola: fired transitions : 38
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 LamportFastMutEx-COL-5-CTLFireability-05
lola: time limit : 1163 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for LamportFastMutEx-COL-5-CTLFireability-05
lola: result : true
lola: markings : 10
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 LamportFastMutEx-COL-5-CTLFireability-12
lola: time limit : 1745 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for LamportFastMutEx-COL-5-CTLFireability-12
lola: result : true
lola: markings : 1382
lola: fired transitions : 2622
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 LamportFastMutEx-COL-5-CTLFireability-03
lola: time limit : 3491 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for LamportFastMutEx-COL-5-CTLFireability-03
lola: result : false
lola: markings : 13
lola: fired transitions : 39
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-5-CTLFireability-00: CTL unknown AGGR
LamportFastMutEx-COL-5-CTLFireability-01: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-02: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-04: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-05: EG true state space / EG
LamportFastMutEx-COL-5-CTLFireability-06: CTL unknown AGGR
LamportFastMutEx-COL-5-CTLFireability-07: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-08: EGEF true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-09: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-10: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-11: EXEF true state space /EXEF
LamportFastMutEx-COL-5-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-13: CTL false CTL model checker
LamportFastMutEx-COL-5-CTLFireability-14: CTL true CTL model checker
LamportFastMutEx-COL-5-CTLFireability-15: CTL true CTL model checker


Time elapsed: 109 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-COL-5"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is LamportFastMutEx-COL-5, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r230-tall-167856414500362"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-COL-5.tgz
mv LamportFastMutEx-COL-5 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;