Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r201-smll-167840347500228.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is GlobalResAllocation-PT-05, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r201-smll-167840347500228
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 272M
-rw-r--r-- 1 mcc users 35K Feb 25 19:14 CTLCardinality.txt
-rw-r--r-- 1 mcc users 179K Feb 25 19:14 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.1M Feb 25 19:10 CTLFireability.txt
-rw-r--r-- 1 mcc users 35M Feb 25 19:08 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 18K Feb 25 16:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Feb 25 16:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 9.1M Feb 25 16:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 29M Feb 25 16:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 60K Feb 26 00:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 276K Feb 26 00:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 27M Feb 26 00:14 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 109M Feb 26 00:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 4.2K Feb 25 16:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 8.9K Feb 25 16:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 55M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-00
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-01
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-02
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-03
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-04
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-05
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-06
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-07
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-08
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-09
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-10
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-11
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-12
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-13
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-14
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1678629102614

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=GlobalResAllocation-PT-05
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-12 13:51:45] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-12 13:51:45] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-12 13:51:47] [INFO ] Load time of PNML (sax parser for PT used): 2114 ms
[2023-03-12 13:51:47] [INFO ] Transformed 75 places.
[2023-03-12 13:51:47] [INFO ] Transformed 56105 transitions.
[2023-03-12 13:51:47] [INFO ] Parsed PT model containing 75 places and 56105 transitions and 492760 arcs in 2497 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 863 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 3 formulas.
[2023-03-12 13:51:48] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-12 13:51:48] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-12 13:51:48] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-12 13:51:48] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-12 13:51:48] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-12 13:51:48] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-12 13:51:48] [INFO ] Reduced 3900 identical enabling conditions.
[2023-03-12 13:51:48] [INFO ] Reduced 3900 identical enabling conditions.
[2023-03-12 13:51:48] [INFO ] Reduced 225 identical enabling conditions.
[2023-03-12 13:51:48] [INFO ] Reduced 3900 identical enabling conditions.
[2023-03-12 13:51:48] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-12 13:51:49] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-12 13:51:49] [INFO ] Reduced 225 identical enabling conditions.
[2023-03-12 13:51:49] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-12 13:51:49] [INFO ] Reduced 225 identical enabling conditions.
[2023-03-12 13:51:49] [INFO ] Reduced 225 identical enabling conditions.
[2023-03-12 13:51:49] [INFO ] Reduced 225 identical enabling conditions.
Ensure Unique test removed 50775 transitions
Reduce redundant transitions removed 50775 transitions.
FORMULA GlobalResAllocation-PT-05-LTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA GlobalResAllocation-PT-05-LTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA GlobalResAllocation-PT-05-LTLFireability-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 75 out of 75 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 75/75 places, 5330/5330 transitions.
Reduce isomorphic (modulo) transitions removed 100 transitions.
Iterating post reduction 0 with 100 rules applied. Total rules applied 100 place count 75 transition count 5280
Applied a total of 100 rules in 235 ms. Remains 75 /75 variables (removed 0) and now considering 5280/5330 (removed 50) transitions.
// Phase 1: matrix 5280 rows 75 cols
[2023-03-12 13:51:51] [INFO ] Computed 20 place invariants in 156 ms
[2023-03-12 13:51:54] [INFO ] Dead Transitions using invariants and state equation in 3142 ms found 3075 transitions.
Found 3075 dead transitions using SMT.
Drop transitions removed 3075 transitions
Dead transitions reduction (with SMT) triggered by suspicious arc values removed 3075 transitions.
// Phase 1: matrix 2205 rows 75 cols
[2023-03-12 13:51:54] [INFO ] Computed 20 place invariants in 41 ms
[2023-03-12 13:51:55] [INFO ] Implicit Places using invariants in 85 ms returned []
[2023-03-12 13:51:55] [INFO ] Invariant cache hit.
[2023-03-12 13:51:55] [INFO ] Implicit Places using invariants and state equation in 632 ms returned []
Implicit Place search using SMT with State Equation took 721 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 75/75 places, 2205/5330 transitions.
Applied a total of 0 rules in 10 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4161 ms. Remains : 75/75 places, 2205/5330 transitions.
Support contains 75 out of 75 places after structural reductions.
[2023-03-12 13:51:58] [INFO ] Flatten gal took : 610 ms
[2023-03-12 13:52:00] [INFO ] Flatten gal took : 583 ms
[2023-03-12 13:52:03] [INFO ] Input system was already deterministic with 2205 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 691 ms. (steps per millisecond=14 ) properties (out of 17) seen :16
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-12 13:52:04] [INFO ] Invariant cache hit.
[2023-03-12 13:52:04] [INFO ] [Real]Absence check using 11 positive place invariants in 18 ms returned sat
[2023-03-12 13:52:04] [INFO ] [Real]Absence check using 11 positive and 9 generalized place invariants in 11 ms returned sat
[2023-03-12 13:52:04] [INFO ] After 90ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-02 FALSE TECHNIQUES REACHABILITY_KNOWLEDGE
Successfully simplified 1 atomic propositions for a total of 12 simplifications.
FORMULA GlobalResAllocation-PT-05-LTLFireability-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 0 stabilizing places and 0 stable transitions
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((X(G(p0))&&F(p1))))'
Support contains 70 out of 75 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 9 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-12 13:52:05] [INFO ] Invariant cache hit.
[2023-03-12 13:52:07] [INFO ] Dead Transitions using invariants and state equation in 1225 ms found 0 transitions.
[2023-03-12 13:52:07] [INFO ] Invariant cache hit.
[2023-03-12 13:52:07] [INFO ] Implicit Places using invariants in 34 ms returned []
[2023-03-12 13:52:07] [INFO ] Invariant cache hit.
[2023-03-12 13:52:07] [INFO ] Implicit Places using invariants and state equation in 548 ms returned []
Implicit Place search using SMT with State Equation took 586 ms to find 0 implicit places.
[2023-03-12 13:52:07] [INFO ] Invariant cache hit.
[2023-03-12 13:52:08] [INFO ] Dead Transitions using invariants and state equation in 1072 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2898 ms. Remains : 75/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 354 ms :[(NOT p0), (OR (NOT p0) (NOT p1)), (OR (NOT p0) (NOT p1)), true, (OR (NOT p1) (NOT p0))]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-00 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 3}], [{ cond=p1, acceptance={} source=1 dest: 0}, { cond=(NOT p1), acceptance={} source=1 dest: 2}], [{ cond=(AND p1 p0), acceptance={0} source=2 dest: 0}, { cond=(AND (NOT p1) p0), acceptance={0} source=2 dest: 2}, { cond=(NOT p0), acceptance={0} source=2 dest: 3}], [{ cond=true, acceptance={0} source=3 dest: 3}], [{ cond=true, acceptance={} source=4 dest: 1}]], initial=4, aps=[p0:(AND (OR (LT s62 1) (LT s65 1)) (OR (LT s47 1) (LT s62 1)) (OR (LT s32 1) (LT s61 1)) (OR (LT s23 1) (LT s71 1)) (OR (LT s52 1) (LT s71 1)) (OR (LT s27...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Entered a terminal (fully accepting) state of product in 2 steps with 0 reset in 4 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-00 FALSE TECHNIQUES STUTTER_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-00 finished in 3384 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(G((F(p1)||p0)))||G(p2)))'
Support contains 70 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 152 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-12 13:52:09] [INFO ] Invariant cache hit.
[2023-03-12 13:52:10] [INFO ] Dead Transitions using invariants and state equation in 1298 ms found 0 transitions.
[2023-03-12 13:52:10] [INFO ] Invariant cache hit.
[2023-03-12 13:52:10] [INFO ] Implicit Places using invariants in 41 ms returned []
[2023-03-12 13:52:10] [INFO ] Invariant cache hit.
[2023-03-12 13:52:11] [INFO ] Implicit Places using invariants and state equation in 526 ms returned []
Implicit Place search using SMT with State Equation took 573 ms to find 0 implicit places.
[2023-03-12 13:52:11] [INFO ] Redundant transitions in 707 ms returned [1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584]
Found 225 redundant transitions using SMT.
Drop transitions removed 225 transitions
Redundant transitions reduction (with SMT) removed 225 transitions.
// Phase 1: matrix 1980 rows 75 cols
[2023-03-12 13:52:11] [INFO ] Computed 20 place invariants in 22 ms
[2023-03-12 13:52:12] [INFO ] Dead Transitions using invariants and state equation in 944 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 75/75 places, 1980/2205 transitions.
Applied a total of 0 rules in 37 ms. Remains 75 /75 variables (removed 0) and now considering 1980/1980 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 3754 ms. Remains : 75/75 places, 1980/2205 transitions.
Stuttering acceptance computed with spot in 141 ms :[(AND (NOT p2) (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-01 automaton TGBA Formula[mat=[[{ cond=p2, acceptance={} source=0 dest: 0}, { cond=(NOT p2), acceptance={} source=0 dest: 1}, { cond=(AND (NOT p2) (NOT p0) (NOT p1)), acceptance={} source=0 dest: 2}], [{ cond=true, acceptance={} source=1 dest: 1}, { cond=(AND (NOT p0) (NOT p1)), acceptance={} source=1 dest: 2}], [{ cond=(AND p0 (NOT p1)), acceptance={} source=2 dest: 2}, { cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=2 dest: 2}]], initial=0, aps=[p2:(AND (OR (AND (GEQ s4 1) (GEQ s7 3) (GEQ s10 1)) (AND (GEQ s4 1) (GEQ s9 1) (GEQ s11 2) (GEQ s14 1)) (AND (GEQ s2 1) (GEQ s7 1) (GEQ s8 1) (GEQ s9 1) (...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null, null][true, true, true]]
Product exploration explored 100000 steps with 155 reset in 2489 ms.
Product exploration explored 100000 steps with 184 reset in 2294 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p2) (NOT p0) p1), (X p2), (X (NOT (AND (NOT p2) (NOT p0) (NOT p1)))), (X (NOT (AND p0 (NOT p1)))), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p2) (NOT p0) (NOT p1))))), (X (X (NOT (AND (NOT p0) (NOT p1)))))]
False Knowledge obtained : [(X (X p2)), (X (X (NOT p2))), (X (X (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
Knowledge based reduction with 8 factoid took 442 ms. Reduced automaton from 3 states, 7 edges and 3 AP (stutter insensitive) to 3 states, 5 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 115 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Finished random walk after 52 steps, including 0 resets, run visited all 2 properties in 6 ms. (steps per millisecond=8 )
Knowledge obtained : [(AND (NOT p2) (NOT p0) p1), (X p2), (X (NOT (AND (NOT p2) (NOT p0) (NOT p1)))), (X (NOT (AND p0 (NOT p1)))), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p2) (NOT p0) (NOT p1))))), (X (X (NOT (AND (NOT p0) (NOT p1)))))]
False Knowledge obtained : [(X (X p2)), (X (X (NOT p2))), (X (X (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1))))), (F (AND (NOT p0) (NOT p1))), (F (AND p0 (NOT p1)))]
Knowledge based reduction with 8 factoid took 551 ms. Reduced automaton from 3 states, 5 edges and 2 AP (stutter insensitive) to 3 states, 5 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 114 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 113 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Support contains 70 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 1980/1980 transitions.
Applied a total of 0 rules in 36 ms. Remains 75 /75 variables (removed 0) and now considering 1980/1980 (removed 0) transitions.
[2023-03-12 13:54:04] [INFO ] Invariant cache hit.
[2023-03-12 13:54:04] [INFO ] Dead Transitions using invariants and state equation in 909 ms found 0 transitions.
[2023-03-12 13:54:04] [INFO ] Invariant cache hit.
[2023-03-12 13:54:05] [INFO ] Implicit Places using invariants in 40 ms returned []
[2023-03-12 13:54:05] [INFO ] Invariant cache hit.
[2023-03-12 13:54:05] [INFO ] Implicit Places using invariants and state equation in 497 ms returned []
Implicit Place search using SMT with State Equation took 540 ms to find 0 implicit places.
[2023-03-12 13:54:05] [INFO ] Redundant transitions in 93 ms returned []
[2023-03-12 13:54:05] [INFO ] Invariant cache hit.
[2023-03-12 13:54:06] [INFO ] Dead Transitions using invariants and state equation in 1057 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 2643 ms. Remains : 75/75 places, 1980/1980 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) p1), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p0) (NOT p1)))))]
False Knowledge obtained : [(X (X (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
Knowledge based reduction with 4 factoid took 201 ms. Reduced automaton from 3 states, 5 edges and 2 AP (stutter insensitive) to 3 states, 5 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 112 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Finished random walk after 761 steps, including 0 resets, run visited all 2 properties in 26 ms. (steps per millisecond=29 )
Knowledge obtained : [(AND (NOT p0) p1), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p0) (NOT p1)))))]
False Knowledge obtained : [(X (X (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1))))), (F (AND (NOT p0) (NOT p1))), (F (AND p0 (NOT p1)))]
Knowledge based reduction with 4 factoid took 244 ms. Reduced automaton from 3 states, 5 edges and 2 AP (stutter insensitive) to 3 states, 5 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 110 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 111 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 111 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Product exploration explored 100000 steps with 168 reset in 2146 ms.
Product exploration explored 100000 steps with 162 reset in 2175 ms.
Support contains 70 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 1980/1980 transitions.
Applied a total of 0 rules in 31 ms. Remains 75 /75 variables (removed 0) and now considering 1980/1980 (removed 0) transitions.
[2023-03-12 13:54:14] [INFO ] Invariant cache hit.
[2023-03-12 13:54:15] [INFO ] Dead Transitions using invariants and state equation in 952 ms found 0 transitions.
[2023-03-12 13:54:15] [INFO ] Invariant cache hit.
[2023-03-12 13:54:15] [INFO ] Implicit Places using invariants in 36 ms returned []
[2023-03-12 13:54:15] [INFO ] Invariant cache hit.
[2023-03-12 13:54:16] [INFO ] Implicit Places using invariants and state equation in 535 ms returned []
Implicit Place search using SMT with State Equation took 584 ms to find 0 implicit places.
[2023-03-12 13:54:16] [INFO ] Redundant transitions in 96 ms returned []
[2023-03-12 13:54:16] [INFO ] Invariant cache hit.
[2023-03-12 13:54:17] [INFO ] Dead Transitions using invariants and state equation in 1097 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 2784 ms. Remains : 75/75 places, 1980/1980 transitions.
Treatment of property GlobalResAllocation-PT-05-LTLFireability-01 finished in 130045 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G(p0)))'
Support contains 15 out of 75 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 13 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
// Phase 1: matrix 2205 rows 75 cols
[2023-03-12 13:54:19] [INFO ] Computed 20 place invariants in 20 ms
[2023-03-12 13:54:20] [INFO ] Dead Transitions using invariants and state equation in 1262 ms found 0 transitions.
[2023-03-12 13:54:20] [INFO ] Invariant cache hit.
[2023-03-12 13:54:20] [INFO ] Implicit Places using invariants in 301 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 308 ms to find 5 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 10 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 1595 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 101 ms :[true, (NOT p0), (NOT p0)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-03 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={} source=2 dest: 0}, { cond=p0, acceptance={} source=2 dest: 2}]], initial=1, aps=[p0:(OR (AND (GEQ s4 1) (GEQ s8 1)) (AND (GEQ s4 1) (GEQ s10 1)) (AND (GEQ s4 1) (GEQ s6 1)) (AND (GEQ s0 1) (GEQ s5 1)) (AND (GEQ s0 1) (GEQ s7 1)) (AND (...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Entered a terminal (fully accepting) state of product in 9 steps with 0 reset in 3 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-03 FALSE TECHNIQUES STUTTER_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-03 finished in 1723 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Support contains 20 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 117 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-12 13:54:20] [INFO ] Invariant cache hit.
[2023-03-12 13:54:22] [INFO ] Dead Transitions using invariants and state equation in 1417 ms found 0 transitions.
[2023-03-12 13:54:22] [INFO ] Invariant cache hit.
[2023-03-12 13:54:22] [INFO ] Implicit Places using invariants in 243 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 249 ms to find 5 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 67 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 1857 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 37 ms :[(NOT p0)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-04 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(AND (OR (GEQ s66 4) (GEQ s65 4) (GEQ s67 4) (GEQ s69 4) (GEQ s68 4)) (OR (AND (GEQ s0 1) (GEQ s9 1) (GEQ s13 1)) (AND (GEQ s1 1) (GEQ s6 1) (GEQ s13 1...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Product exploration explored 100000 steps with 0 reset in 4605 ms.
Stack based approach found an accepted trace after 28 steps with 0 reset with depth 29 and stack size 29 in 4 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-04 FALSE TECHNIQUES STACK_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-04 finished in 6529 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((G(p0)||F(G(p1))))'
Support contains 15 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 79 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-12 13:54:27] [INFO ] Invariant cache hit.
[2023-03-12 13:54:28] [INFO ] Dead Transitions using invariants and state equation in 993 ms found 0 transitions.
[2023-03-12 13:54:28] [INFO ] Invariant cache hit.
[2023-03-12 13:54:28] [INFO ] Implicit Places using invariants in 281 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 286 ms to find 5 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 60 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 1419 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 76 ms :[(AND (NOT p0) (NOT p1)), (NOT p1)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-05 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=p1, acceptance={} source=1 dest: 1}, { cond=(NOT p1), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(AND (OR (LT s4 1) (LT s5 1) (LT s12 2)) (OR (LT s4 1) (LT s6 1) (LT s7 1) (LT s9 1)) (OR (LT s4 1) (LT s5 2) (LT s13 1)) (OR (LT s4 1) (LT s6 1) (LT s...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null, null][true, true]]
Product exploration timeout after 28300 steps with 0 reset in 10002 ms.
Stack based approach found an accepted trace after 99 steps with 0 reset with depth 100 and stack size 100 in 40 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-05 FALSE TECHNIQUES STACK_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-05 finished in 11634 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(p0)))'
Support contains 15 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 71 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-12 13:54:39] [INFO ] Invariant cache hit.
[2023-03-12 13:54:40] [INFO ] Dead Transitions using invariants and state equation in 1463 ms found 0 transitions.
[2023-03-12 13:54:40] [INFO ] Invariant cache hit.
[2023-03-12 13:54:40] [INFO ] Implicit Places using invariants in 288 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 292 ms to find 5 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 59 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 1888 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 122 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-06 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(AND (OR (LT s0 1) (LT s9 1) (LT s13 1)) (OR (LT s1 1) (LT s6 1) (LT s13 1)) (OR (LT s2 1) (LT s8 1) (LT s10 1)) (OR (LT s1 1) (LT s11 2)) (OR (LT s1 1...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null][true, true]]
Product exploration timeout after 53570 steps with 7945 reset in 10001 ms.
Stack based approach found an accepted trace after 11050 steps with 1661 reset with depth 5 and stack size 5 in 2089 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-06 FALSE TECHNIQUES STACK_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-06 finished in 14122 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G((G(F(p0))||F((X(G(X(!p0))) U p1)))))'
Support contains 15 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 71 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-12 13:54:53] [INFO ] Invariant cache hit.
[2023-03-12 13:54:54] [INFO ] Dead Transitions using invariants and state equation in 1250 ms found 0 transitions.
[2023-03-12 13:54:54] [INFO ] Invariant cache hit.
[2023-03-12 13:54:54] [INFO ] Implicit Places using invariants in 278 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 282 ms to find 5 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 57 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 1664 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 76 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-07 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(AND (NOT p0) (NOT p1)), acceptance={} source=0 dest: 1}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(AND (OR (LT s0 1) (LT s9 1) (LT s13 1)) (OR (LT s1 1) (LT s6 1) (LT s13 1)) (OR (LT s2 1) (LT s8 1) (LT s10 1)) (OR (LT s1 1) (LT s11 2)) (OR (LT s1 1...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null][true, true]]
Product exploration explored 100000 steps with 0 reset in 3595 ms.
Product exploration explored 100000 steps with 0 reset in 3785 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) p1), (X (NOT (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1)))))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 121 ms. Reduced automaton from 2 states, 3 edges and 2 AP (stutter insensitive) to 2 states, 3 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 77 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 471 ms. (steps per millisecond=21 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 590 ms. (steps per millisecond=16 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 225783 steps, run timeout after 3001 ms. (steps per millisecond=75 ) properties seen :{}
Probabilistic random walk after 225783 steps, saw 176012 distinct states, run finished after 3003 ms. (steps per millisecond=75 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 2205 rows 70 cols
[2023-03-12 13:55:10] [INFO ] Computed 15 place invariants in 13 ms
[2023-03-12 13:55:11] [INFO ] After 31ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Found 1 invariant AP formulas.
Knowledge obtained : [(AND (NOT p0) p1), (X (NOT (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (G (NOT (AND (NOT p0) (NOT p1))))]
False Knowledge obtained : []
Property proved to be true thanks to knowledge :(G (NOT (AND (NOT p0) (NOT p1))))
Knowledge based reduction with 4 factoid took 101 ms. Reduced automaton from 2 states, 3 edges and 2 AP (stutter insensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA GlobalResAllocation-PT-05-LTLFireability-07 TRUE TECHNIQUES KNOWLEDGE
Treatment of property GlobalResAllocation-PT-05-LTLFireability-07 finished in 18074 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Support contains 1 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 401 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
// Phase 1: matrix 2205 rows 75 cols
[2023-03-12 13:55:11] [INFO ] Computed 20 place invariants in 40 ms
[2023-03-12 13:55:12] [INFO ] Dead Transitions using invariants and state equation in 1203 ms found 0 transitions.
[2023-03-12 13:55:12] [INFO ] Invariant cache hit.
[2023-03-12 13:55:13] [INFO ] Implicit Places using invariants in 556 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 560 ms to find 5 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 196 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 2363 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 37 ms :[(NOT p0)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-08 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(LT s66 4)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Product exploration explored 100000 steps with 0 reset in 2364 ms.
Stack based approach found an accepted trace after 137 steps with 0 reset with depth 138 and stack size 138 in 5 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-08 FALSE TECHNIQUES STACK_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-08 finished in 4787 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G(p0)))'
Support contains 3 out of 75 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 7 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-12 13:55:16] [INFO ] Invariant cache hit.
[2023-03-12 13:55:17] [INFO ] Dead Transitions using invariants and state equation in 1246 ms found 0 transitions.
[2023-03-12 13:55:17] [INFO ] Invariant cache hit.
[2023-03-12 13:55:17] [INFO ] Implicit Places using invariants in 655 ms returned [61, 63, 64, 71]
Discarding 4 places :
Implicit Place search using SMT only with invariants took 659 ms to find 4 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 71/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 5 ms. Remains 71 /71 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 1919 ms. Remains : 71/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 84 ms :[true, (NOT p0), (NOT p0)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-09 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={} source=2 dest: 0}, { cond=p0, acceptance={} source=2 dest: 2}]], initial=1, aps=[p0:(OR (LT s25 1) (LT s53 1) (LT s61 2))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Entered a terminal (fully accepting) state of product in 93 steps with 0 reset in 3 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-09 FALSE TECHNIQUES STUTTER_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-09 finished in 2024 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(((!p0||X(F(p1))) U (G((!p0||X(F(p1))))||((!p0||X(F(p1)))&&X(!p1)))))'
Support contains 4 out of 75 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 5 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-12 13:55:18] [INFO ] Invariant cache hit.
[2023-03-12 13:55:19] [INFO ] Dead Transitions using invariants and state equation in 1052 ms found 0 transitions.
[2023-03-12 13:55:19] [INFO ] Invariant cache hit.
[2023-03-12 13:55:19] [INFO ] Implicit Places using invariants in 447 ms returned [61, 62, 64, 71]
Discarding 4 places :
Implicit Place search using SMT only with invariants took 450 ms to find 4 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 71/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 6 ms. Remains 71 /71 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 1514 ms. Remains : 71/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 114 ms :[(AND p0 (NOT p1)), (NOT p1), false]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-11 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 1}, { cond=true, acceptance={} source=0 dest: 2}], [{ cond=(NOT p1), acceptance={0} source=1 dest: 1}], [{ cond=(AND p0 p1), acceptance={} source=2 dest: 1}, { cond=p1, acceptance={} source=2 dest: 2}]], initial=0, aps=[p0:(AND (GEQ s18 1) (GEQ s61 1)), p1:(AND (GEQ s1 1) (GEQ s9 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Product exploration timeout after 32790 steps with 9058 reset in 10006 ms.
Stack based approach found an accepted trace after 66 steps with 15 reset with depth 15 and stack size 15 in 18 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-11 FALSE TECHNIQUES STACK_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-11 finished in 11674 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(p0)&&X(X(X(F(p1))))))'
Support contains 8 out of 75 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 5 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-12 13:55:29] [INFO ] Invariant cache hit.
[2023-03-12 13:55:31] [INFO ] Dead Transitions using invariants and state equation in 1346 ms found 0 transitions.
[2023-03-12 13:55:31] [INFO ] Invariant cache hit.
[2023-03-12 13:55:31] [INFO ] Implicit Places using invariants in 473 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 477 ms to find 5 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 5 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 1839 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 185 ms :[(OR (NOT p1) (NOT p0)), (NOT p0), (NOT p1), (NOT p1), (NOT p1)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-15 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={} source=0 dest: 1}, { cond=true, acceptance={} source=0 dest: 2}], [{ cond=(NOT p0), acceptance={} source=1 dest: 1}], [{ cond=true, acceptance={} source=2 dest: 3}], [{ cond=true, acceptance={} source=3 dest: 4}], [{ cond=(NOT p1), acceptance={} source=4 dest: 4}]], initial=0, aps=[p0:(GEQ s67 4), p1:(AND (GEQ s1 1) (GEQ s6 1) (GEQ s8 1) (GEQ s13 1) (GEQ s1 1) (GEQ s9 1) (GEQ s11 1) (GEQ s14 1))], nbAcceptance=0, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration explored 100000 steps with 1093 reset in 3475 ms.
Stack based approach found an accepted trace after 93 steps with 3 reset with depth 49 and stack size 49 in 7 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-15 FALSE TECHNIQUES STACK_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-15 finished in 5527 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(G((F(p1)||p0)))||G(p2)))'
[2023-03-12 13:55:35] [INFO ] Flatten gal took : 258 ms
[2023-03-12 13:55:35] [INFO ] Export to MCC of 1 properties in file /home/mcc/execution/LTLFireability.sr.xml took 79 ms.
[2023-03-12 13:55:35] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 75 places, 2205 transitions and 19285 arcs took 30 ms.
Total runtime 230738 ms.
There are residual formulas that ITS could not solve within timeout
pnml2lts-mc model.pnml -s80% --procs=4 --ltl=/tmp/1058/ltl_0_ --buchi-type=spotba --strategy=ufscc --ltl-semantics=spin --state=tree
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393232 kB
MemFree: 2046516 kB
After kill :
MemTotal: 16393232 kB
MemFree: 15752108 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLFireability -timeout 360 -rebuildPNML
mcc2023

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GlobalResAllocation-PT-05"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is GlobalResAllocation-PT-05, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r201-smll-167840347500228"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/GlobalResAllocation-PT-05.tgz
mv GlobalResAllocation-PT-05 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;