Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r201-smll-167840347400218.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is GlobalResAllocation-PT-03, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r201-smll-167840347400218
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 20M
-rw-r--r-- 1 mcc users 17K Feb 25 17:50 CTLCardinality.txt
-rw-r--r-- 1 mcc users 103K Feb 25 17:50 CTLCardinality.xml
-rw-r--r-- 1 mcc users 1.1M Feb 25 17:47 CTLFireability.txt
-rw-r--r-- 1 mcc users 4.3M Feb 25 17:47 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 9.1K Feb 25 16:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 41K Feb 25 16:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 535K Feb 25 16:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 1.7M Feb 25 16:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 25 18:31 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 104K Feb 25 18:31 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 1.2M Feb 25 18:27 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 4.6M Feb 25 18:27 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 16:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.4K Feb 25 16:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 5.7M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME GlobalResAllocation-PT-03-CTLFireability-00
FORMULA_NAME GlobalResAllocation-PT-03-CTLFireability-01
FORMULA_NAME GlobalResAllocation-PT-03-CTLFireability-02
FORMULA_NAME GlobalResAllocation-PT-03-CTLFireability-03
FORMULA_NAME GlobalResAllocation-PT-03-CTLFireability-04
FORMULA_NAME GlobalResAllocation-PT-03-CTLFireability-05
FORMULA_NAME GlobalResAllocation-PT-03-CTLFireability-06
FORMULA_NAME GlobalResAllocation-PT-03-CTLFireability-07
FORMULA_NAME GlobalResAllocation-PT-03-CTLFireability-08
FORMULA_NAME GlobalResAllocation-PT-03-CTLFireability-09
FORMULA_NAME GlobalResAllocation-PT-03-CTLFireability-10
FORMULA_NAME GlobalResAllocation-PT-03-CTLFireability-11
FORMULA_NAME GlobalResAllocation-PT-03-CTLFireability-12
FORMULA_NAME GlobalResAllocation-PT-03-CTLFireability-13
FORMULA_NAME GlobalResAllocation-PT-03-CTLFireability-14
FORMULA_NAME GlobalResAllocation-PT-03-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678625142323

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=GlobalResAllocation-PT-03
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-12 12:45:45] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-12 12:45:45] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-12 12:45:45] [INFO ] Load time of PNML (sax parser for PT used): 487 ms
[2023-03-12 12:45:45] [INFO ] Transformed 33 places.
[2023-03-12 12:45:46] [INFO ] Transformed 4791 transitions.
[2023-03-12 12:45:46] [INFO ] Parsed PT model containing 33 places and 4791 transitions and 38652 arcs in 784 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 186 ms.
[2023-03-12 12:45:46] [INFO ] Reduced 480 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 480 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 45 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 480 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 3510 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 45 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 3510 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 480 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 45 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 3510 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 3510 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 3510 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 45 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 3510 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 480 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 480 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 45 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 45 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 45 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 3510 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 3510 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 45 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 480 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 45 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 3510 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 45 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 480 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 45 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 45 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 3510 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 45 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 3510 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 45 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 45 identical enabling conditions.
[2023-03-12 12:45:46] [INFO ] Reduced 45 identical enabling conditions.
Ensure Unique test removed 4080 transitions
Reduce redundant transitions removed 4080 transitions.
Support contains 33 out of 33 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 711/711 transitions.
Reduce isomorphic (modulo) transitions removed 36 transitions.
Iterating post reduction 0 with 36 rules applied. Total rules applied 36 place count 33 transition count 693
Applied a total of 36 rules in 51 ms. Remains 33 /33 variables (removed 0) and now considering 693/711 (removed 18) transitions.
// Phase 1: matrix 693 rows 33 cols
[2023-03-12 12:45:46] [INFO ] Computed 12 place invariants in 48 ms
[2023-03-12 12:45:47] [INFO ] Dead Transitions using invariants and state equation in 852 ms found 459 transitions.
Found 459 dead transitions using SMT.
Drop transitions removed 459 transitions
Dead transitions reduction (with SMT) triggered by suspicious arc values removed 459 transitions.
// Phase 1: matrix 234 rows 33 cols
[2023-03-12 12:45:47] [INFO ] Computed 12 place invariants in 8 ms
[2023-03-12 12:45:47] [INFO ] Implicit Places using invariants in 47 ms returned []
[2023-03-12 12:45:47] [INFO ] Invariant cache hit.
[2023-03-12 12:45:47] [INFO ] Implicit Places using invariants and state equation in 133 ms returned []
Implicit Place search using SMT with State Equation took 182 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 33/33 places, 234/711 transitions.
Applied a total of 0 rules in 2 ms. Remains 33 /33 variables (removed 0) and now considering 234/234 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1138 ms. Remains : 33/33 places, 234/711 transitions.
Support contains 33 out of 33 places after structural reductions.
[2023-03-12 12:45:48] [INFO ] Flatten gal took : 158 ms
[2023-03-12 12:45:49] [INFO ] Flatten gal took : 138 ms
[2023-03-12 12:45:50] [INFO ] Input system was already deterministic with 234 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 769 ms. (steps per millisecond=13 ) properties (out of 71) seen :37
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 34) seen :0
Running SMT prover for 34 properties.
[2023-03-12 12:45:51] [INFO ] Invariant cache hit.
[2023-03-12 12:45:51] [INFO ] [Real]Absence check using 7 positive place invariants in 3 ms returned sat
[2023-03-12 12:45:51] [INFO ] [Real]Absence check using 7 positive and 5 generalized place invariants in 4 ms returned sat
[2023-03-12 12:45:51] [INFO ] After 164ms SMT Verify possible using all constraints in real domain returned unsat :27 sat :0 real:7
[2023-03-12 12:45:51] [INFO ] [Nat]Absence check using 7 positive place invariants in 2 ms returned sat
[2023-03-12 12:45:51] [INFO ] [Nat]Absence check using 7 positive and 5 generalized place invariants in 2 ms returned sat
[2023-03-12 12:45:51] [INFO ] After 70ms SMT Verify possible using all constraints in natural domain returned unsat :34 sat :0
Fused 34 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 34 atomic propositions for a total of 16 simplifications.
Initial state reduction rules removed 1 formulas.
FORMULA GlobalResAllocation-PT-03-CTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-12 12:45:52] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
[2023-03-12 12:45:52] [INFO ] Flatten gal took : 78 ms
[2023-03-12 12:45:52] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
FORMULA GlobalResAllocation-PT-03-CTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA GlobalResAllocation-PT-03-CTLFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA GlobalResAllocation-PT-03-CTLFireability-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA GlobalResAllocation-PT-03-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-12 12:45:52] [INFO ] Flatten gal took : 118 ms
[2023-03-12 12:45:53] [INFO ] Input system was already deterministic with 234 transitions.
FORMULA GlobalResAllocation-PT-03-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 234/234 transitions.
Applied a total of 0 rules in 2 ms. Remains 33 /33 variables (removed 0) and now considering 234/234 (removed 0) transitions.
[2023-03-12 12:45:53] [INFO ] Invariant cache hit.
[2023-03-12 12:45:53] [INFO ] Dead Transitions using invariants and state equation in 164 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 168 ms. Remains : 33/33 places, 234/234 transitions.
[2023-03-12 12:45:53] [INFO ] Flatten gal took : 30 ms
[2023-03-12 12:45:53] [INFO ] Flatten gal took : 36 ms
[2023-03-12 12:45:53] [INFO ] Input system was already deterministic with 234 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 33/33 places, 234/234 transitions.
Applied a total of 0 rules in 22 ms. Remains 33 /33 variables (removed 0) and now considering 234/234 (removed 0) transitions.
[2023-03-12 12:45:53] [INFO ] Invariant cache hit.
[2023-03-12 12:45:54] [INFO ] Dead Transitions using invariants and state equation in 248 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 275 ms. Remains : 33/33 places, 234/234 transitions.
[2023-03-12 12:45:54] [INFO ] Flatten gal took : 26 ms
[2023-03-12 12:45:54] [INFO ] Flatten gal took : 28 ms
[2023-03-12 12:45:54] [INFO ] Input system was already deterministic with 234 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 33/33 places, 234/234 transitions.
Applied a total of 0 rules in 16 ms. Remains 33 /33 variables (removed 0) and now considering 234/234 (removed 0) transitions.
[2023-03-12 12:45:54] [INFO ] Invariant cache hit.
[2023-03-12 12:45:54] [INFO ] Dead Transitions using invariants and state equation in 153 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 174 ms. Remains : 33/33 places, 234/234 transitions.
[2023-03-12 12:45:54] [INFO ] Flatten gal took : 20 ms
[2023-03-12 12:45:54] [INFO ] Flatten gal took : 20 ms
[2023-03-12 12:45:54] [INFO ] Input system was already deterministic with 234 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 234/234 transitions.
Applied a total of 0 rules in 2 ms. Remains 33 /33 variables (removed 0) and now considering 234/234 (removed 0) transitions.
[2023-03-12 12:45:54] [INFO ] Invariant cache hit.
[2023-03-12 12:45:54] [INFO ] Dead Transitions using invariants and state equation in 154 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 159 ms. Remains : 33/33 places, 234/234 transitions.
[2023-03-12 12:45:54] [INFO ] Flatten gal took : 21 ms
[2023-03-12 12:45:54] [INFO ] Flatten gal took : 27 ms
[2023-03-12 12:45:54] [INFO ] Input system was already deterministic with 234 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 234/234 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 234/234 (removed 0) transitions.
[2023-03-12 12:45:54] [INFO ] Invariant cache hit.
[2023-03-12 12:45:55] [INFO ] Dead Transitions using invariants and state equation in 150 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 155 ms. Remains : 33/33 places, 234/234 transitions.
[2023-03-12 12:45:55] [INFO ] Flatten gal took : 23 ms
[2023-03-12 12:45:55] [INFO ] Flatten gal took : 33 ms
[2023-03-12 12:45:55] [INFO ] Input system was already deterministic with 234 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 33/33 places, 234/234 transitions.
Applied a total of 0 rules in 13 ms. Remains 33 /33 variables (removed 0) and now considering 234/234 (removed 0) transitions.
[2023-03-12 12:45:55] [INFO ] Invariant cache hit.
[2023-03-12 12:45:55] [INFO ] Dead Transitions using invariants and state equation in 148 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 165 ms. Remains : 33/33 places, 234/234 transitions.
[2023-03-12 12:45:55] [INFO ] Flatten gal took : 15 ms
[2023-03-12 12:45:55] [INFO ] Flatten gal took : 16 ms
[2023-03-12 12:45:55] [INFO ] Input system was already deterministic with 234 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 234/234 transitions.
Applied a total of 0 rules in 2 ms. Remains 33 /33 variables (removed 0) and now considering 234/234 (removed 0) transitions.
[2023-03-12 12:45:55] [INFO ] Invariant cache hit.
[2023-03-12 12:45:55] [INFO ] Dead Transitions using invariants and state equation in 145 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 149 ms. Remains : 33/33 places, 234/234 transitions.
[2023-03-12 12:45:55] [INFO ] Flatten gal took : 17 ms
[2023-03-12 12:45:55] [INFO ] Flatten gal took : 28 ms
[2023-03-12 12:45:55] [INFO ] Input system was already deterministic with 234 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 234/234 transitions.
Applied a total of 0 rules in 2 ms. Remains 33 /33 variables (removed 0) and now considering 234/234 (removed 0) transitions.
[2023-03-12 12:45:55] [INFO ] Invariant cache hit.
[2023-03-12 12:45:55] [INFO ] Dead Transitions using invariants and state equation in 146 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 153 ms. Remains : 33/33 places, 234/234 transitions.
[2023-03-12 12:45:55] [INFO ] Flatten gal took : 31 ms
[2023-03-12 12:45:55] [INFO ] Flatten gal took : 49 ms
[2023-03-12 12:45:56] [INFO ] Input system was already deterministic with 234 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 33/33 places, 234/234 transitions.
Applied a total of 0 rules in 15 ms. Remains 33 /33 variables (removed 0) and now considering 234/234 (removed 0) transitions.
[2023-03-12 12:45:56] [INFO ] Invariant cache hit.
[2023-03-12 12:45:56] [INFO ] Dead Transitions using invariants and state equation in 138 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 157 ms. Remains : 33/33 places, 234/234 transitions.
[2023-03-12 12:45:56] [INFO ] Flatten gal took : 13 ms
[2023-03-12 12:45:56] [INFO ] Flatten gal took : 14 ms
[2023-03-12 12:45:56] [INFO ] Input system was already deterministic with 234 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 234/234 transitions.
Applied a total of 0 rules in 2 ms. Remains 33 /33 variables (removed 0) and now considering 234/234 (removed 0) transitions.
[2023-03-12 12:45:56] [INFO ] Invariant cache hit.
[2023-03-12 12:45:56] [INFO ] Dead Transitions using invariants and state equation in 135 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 139 ms. Remains : 33/33 places, 234/234 transitions.
[2023-03-12 12:45:56] [INFO ] Flatten gal took : 12 ms
[2023-03-12 12:45:56] [INFO ] Flatten gal took : 14 ms
[2023-03-12 12:45:56] [INFO ] Input system was already deterministic with 234 transitions.
[2023-03-12 12:45:56] [INFO ] Flatten gal took : 102 ms
[2023-03-12 12:45:57] [INFO ] Flatten gal took : 104 ms
[2023-03-12 12:45:57] [INFO ] Export to MCC of 10 properties in file /home/mcc/execution/CTLFireability.sr.xml took 58 ms.
[2023-03-12 12:45:57] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 33 places, 234 transitions and 1743 arcs took 3 ms.
Total runtime 12468 ms.
There are residual formulas that ITS could not solve within timeout
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --ctl=/tmp/514/ctl_0_ --ctl=/tmp/514/ctl_1_ --ctl=/tmp/514/ctl_2_ --ctl=/tmp/514/ctl_3_ --ctl=/tmp/514/ctl_4_ --ctl=/tmp/514/ctl_5_ --ctl=/tmp/514/ctl_6_ --ctl=/tmp/514/ctl_7_ --ctl=/tmp/514/ctl_8_ --ctl=/tmp/514/ctl_9_ --mu-par --mu-opt
FORMULA GlobalResAllocation-PT-03-CTLFireability-00 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA GlobalResAllocation-PT-03-CTLFireability-01 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA GlobalResAllocation-PT-03-CTLFireability-02 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA GlobalResAllocation-PT-03-CTLFireability-03 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA GlobalResAllocation-PT-03-CTLFireability-04 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA GlobalResAllocation-PT-03-CTLFireability-05 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA GlobalResAllocation-PT-03-CTLFireability-06 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA GlobalResAllocation-PT-03-CTLFireability-07 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA GlobalResAllocation-PT-03-CTLFireability-08 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA GlobalResAllocation-PT-03-CTLFireability-09 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN

BK_STOP 1678625181872

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2023
ctl formula name GlobalResAllocation-PT-03-CTLFireability-00
ctl formula formula --ctl=/tmp/514/ctl_0_
ctl formula name GlobalResAllocation-PT-03-CTLFireability-01
ctl formula formula --ctl=/tmp/514/ctl_1_
ctl formula name GlobalResAllocation-PT-03-CTLFireability-02
ctl formula formula --ctl=/tmp/514/ctl_2_
ctl formula name GlobalResAllocation-PT-03-CTLFireability-03
ctl formula formula --ctl=/tmp/514/ctl_3_
ctl formula name GlobalResAllocation-PT-03-CTLFireability-04
ctl formula formula --ctl=/tmp/514/ctl_4_
ctl formula name GlobalResAllocation-PT-03-CTLFireability-05
ctl formula formula --ctl=/tmp/514/ctl_5_
ctl formula name GlobalResAllocation-PT-03-CTLFireability-06
ctl formula formula --ctl=/tmp/514/ctl_6_
ctl formula name GlobalResAllocation-PT-03-CTLFireability-07
ctl formula formula --ctl=/tmp/514/ctl_7_
ctl formula name GlobalResAllocation-PT-03-CTLFireability-08
ctl formula formula --ctl=/tmp/514/ctl_8_
ctl formula name GlobalResAllocation-PT-03-CTLFireability-09
ctl formula formula --ctl=/tmp/514/ctl_9_
pnml2lts-sym: Exploration order is bfs-prev
pnml2lts-sym: Saturation strategy is sat
pnml2lts-sym: Guided search strategy is unguided
pnml2lts-sym: Attractor strategy is default
pnml2lts-sym: opening model.pnml
pnml2lts-sym: Edge label is id
Warning: program compiled against libxml 210 using older 209
pnml2lts-sym: Petri net has 33 places, 234 transitions and 1743 arcs
pnml2lts-sym: Petri net Petri analyzed
pnml2lts-sym: There are no safe places
pnml2lts-sym: Loading Petri net took 0.010 real 0.000 user 0.000 sys
pnml2lts-sym: Initializing regrouping layer
pnml2lts-sym: Regroup specification: bs,w2W,ru,hf
pnml2lts-sym: Regroup Boost's Sloan
pnml2lts-sym: Regroup over-approximate must-write to may-write
pnml2lts-sym: Regroup Row sUbsume
pnml2lts-sym: Reqroup Horizontal Flip
pnml2lts-sym: Regrouping: 234->105 groups
pnml2lts-sym: Regrouping took 0.050 real 0.050 user 0.000 sys
pnml2lts-sym: state vector length is 33; there are 105 groups
pnml2lts-sym: Creating a multi-core ListDD domain.
pnml2lts-sym: Sylvan allocates 15.000 GB virtual memory for nodes table and operation cache.
pnml2lts-sym: Initial nodes table and operation cache requires 60.00 MB.
pnml2lts-sym: Using GBgetTransitionsShortR2W as next-state function
pnml2lts-sym: got initial state
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: Exploration took 12661 group checks and 0 next state calls
pnml2lts-sym: reachability took 7.490 real 21.660 user 8.180 sys
pnml2lts-sym: counting visited states...
pnml2lts-sym: counting took 0.010 real 0.010 user 0.000 sys
pnml2lts-sym: state space has 6320 states, 4494 nodes
pnml2lts-sym: Formula /tmp/514/ctl_9_ holds for the initial state
pnml2lts-sym: Formula /tmp/514/ctl_2_ holds for the initial state
pnml2lts-sym: Formula /tmp/514/ctl_8_ holds for the initial state
pnml2lts-sym: Formula /tmp/514/ctl_0_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/514/ctl_1_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/514/ctl_5_ holds for the initial state
pnml2lts-sym: Formula /tmp/514/ctl_3_ holds for the initial state
pnml2lts-sym: Formula /tmp/514/ctl_7_ does not hold for the initial state
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Formula /tmp/514/ctl_6_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/514/ctl_4_ does not hold for the initial state
pnml2lts-sym: group_next: 7367 nodes total
pnml2lts-sym: group_explored: 10588 nodes, 17685 short vectors total
pnml2lts-sym: max token count: 4
double free or corruption (out)

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GlobalResAllocation-PT-03"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is GlobalResAllocation-PT-03, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r201-smll-167840347400218"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/GlobalResAllocation-PT-03.tgz
mv GlobalResAllocation-PT-03 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;