About the Execution of LoLa+red for HouseConstruction-PT-32000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3249.411 | 169965.00 | 155990.00 | 950.30 | T????TFFT?T?TF?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r199-smll-167840346200618.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is HouseConstruction-PT-32000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r199-smll-167840346200618
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 420K
-rw-r--r-- 1 mcc users 6.7K Feb 25 13:05 CTLCardinality.txt
-rw-r--r-- 1 mcc users 67K Feb 25 13:05 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Feb 25 13:04 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 25 13:04 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:16 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:16 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:16 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:16 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.6K Feb 25 13:05 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 71K Feb 25 13:05 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Feb 25 13:05 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 77K Feb 25 13:05 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:16 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:16 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 13K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-00
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-01
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-02
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-03
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-04
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-05
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-06
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-07
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-08
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-09
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-10
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-11
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-12
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-13
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-14
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678571491302
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=HouseConstruction-PT-32000
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-11 21:51:34] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-11 21:51:34] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-11 21:51:34] [INFO ] Load time of PNML (sax parser for PT used): 34 ms
[2023-03-11 21:51:34] [INFO ] Transformed 26 places.
[2023-03-11 21:51:34] [INFO ] Transformed 18 transitions.
[2023-03-11 21:51:34] [INFO ] Parsed PT model containing 26 places and 18 transitions and 51 arcs in 192 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 18 ms.
Support contains 26 out of 26 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 26/26 places, 18/18 transitions.
Applied a total of 0 rules in 16 ms. Remains 26 /26 variables (removed 0) and now considering 18/18 (removed 0) transitions.
// Phase 1: matrix 18 rows 26 cols
[2023-03-11 21:51:34] [INFO ] Computed 8 place invariants in 5 ms
[2023-03-11 21:51:35] [INFO ] Implicit Places using invariants in 340 ms returned []
[2023-03-11 21:51:35] [INFO ] Invariant cache hit.
[2023-03-11 21:51:35] [INFO ] Implicit Places using invariants and state equation in 62 ms returned []
Implicit Place search using SMT with State Equation took 459 ms to find 0 implicit places.
[2023-03-11 21:51:35] [INFO ] Invariant cache hit.
[2023-03-11 21:51:35] [INFO ] Dead Transitions using invariants and state equation in 76 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 553 ms. Remains : 26/26 places, 18/18 transitions.
Support contains 26 out of 26 places after structural reductions.
[2023-03-11 21:51:35] [INFO ] Flatten gal took : 23 ms
[2023-03-11 21:51:35] [INFO ] Flatten gal took : 8 ms
[2023-03-11 21:51:35] [INFO ] Input system was already deterministic with 18 transitions.
Incomplete random walk after 32001 steps, including 0 resets, run finished after 34 ms. (steps per millisecond=941 ) properties (out of 42) seen :3
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 47 ms. (steps per millisecond=21 ) properties (out of 39) seen :33
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=22 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 6) seen :4
Running SMT prover for 2 properties.
[2023-03-11 21:51:35] [INFO ] Invariant cache hit.
[2023-03-11 21:51:35] [INFO ] [Real]Absence check using 0 positive and 8 generalized place invariants in 4 ms returned sat
[2023-03-11 21:51:35] [INFO ] After 84ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-11 21:51:35] [INFO ] [Nat]Absence check using 0 positive and 8 generalized place invariants in 4 ms returned sat
[2023-03-11 21:51:35] [INFO ] After 19ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-11 21:51:35] [INFO ] After 32ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 13 ms.
[2023-03-11 21:51:36] [INFO ] After 92ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Fused 2 Parikh solutions to 1 different solutions.
Finished Parikh walk after 32009 steps, including 0 resets, run visited all 2 properties in 617 ms. (steps per millisecond=51 )
Parikh walk visited 2 properties in 637 ms.
[2023-03-11 21:51:36] [INFO ] Flatten gal took : 4 ms
[2023-03-11 21:51:36] [INFO ] Flatten gal took : 6 ms
[2023-03-11 21:51:36] [INFO ] Input system was already deterministic with 18 transitions.
Computed a total of 26 stabilizing places and 18 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 26 transition count 18
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 3 formulas.
FORMULA HouseConstruction-PT-32000-CTLFireability-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA HouseConstruction-PT-32000-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA HouseConstruction-PT-32000-CTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Starting structural reductions in LTL mode, iteration 0 : 26/26 places, 18/18 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 25 transition count 18
Applied a total of 1 rules in 3 ms. Remains 25 /26 variables (removed 1) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 25/26 places, 18/18 transitions.
[2023-03-11 21:51:36] [INFO ] Flatten gal took : 5 ms
[2023-03-11 21:51:36] [INFO ] Flatten gal took : 3 ms
[2023-03-11 21:51:36] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 26/26 places, 18/18 transitions.
Applied a total of 0 rules in 1 ms. Remains 26 /26 variables (removed 0) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 26/26 places, 18/18 transitions.
[2023-03-11 21:51:36] [INFO ] Flatten gal took : 3 ms
[2023-03-11 21:51:36] [INFO ] Flatten gal took : 3 ms
[2023-03-11 21:51:36] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 26/26 places, 18/18 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 25 transition count 18
Applied a total of 1 rules in 1 ms. Remains 25 /26 variables (removed 1) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 25/26 places, 18/18 transitions.
[2023-03-11 21:51:36] [INFO ] Flatten gal took : 2 ms
[2023-03-11 21:51:36] [INFO ] Flatten gal took : 3 ms
[2023-03-11 21:51:36] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 26/26 places, 18/18 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 25 transition count 18
Applied a total of 1 rules in 2 ms. Remains 25 /26 variables (removed 1) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 25/26 places, 18/18 transitions.
[2023-03-11 21:51:36] [INFO ] Flatten gal took : 2 ms
[2023-03-11 21:51:36] [INFO ] Flatten gal took : 2 ms
[2023-03-11 21:51:36] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 26/26 places, 18/18 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 25 transition count 18
Applied a total of 1 rules in 1 ms. Remains 25 /26 variables (removed 1) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 25/26 places, 18/18 transitions.
[2023-03-11 21:51:36] [INFO ] Flatten gal took : 2 ms
[2023-03-11 21:51:36] [INFO ] Flatten gal took : 2 ms
[2023-03-11 21:51:36] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 26/26 places, 18/18 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 25 transition count 18
Applied a total of 1 rules in 1 ms. Remains 25 /26 variables (removed 1) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 25/26 places, 18/18 transitions.
[2023-03-11 21:51:36] [INFO ] Flatten gal took : 2 ms
[2023-03-11 21:51:36] [INFO ] Flatten gal took : 3 ms
[2023-03-11 21:51:36] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 26/26 places, 18/18 transitions.
Graph (complete) has 31 edges and 26 vertex of which 3 are kept as prefixes of interest. Removing 23 places using SCC suffix rule.1 ms
Discarding 23 places :
Also discarding 15 output transitions
Drop transitions removed 15 transitions
Reduce places removed 1 places and 1 transitions.
Applied a total of 1 rules in 11373 ms. Remains 2 /26 variables (removed 24) and now considering 2/18 (removed 16) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11373 ms. Remains : 2/26 places, 2/18 transitions.
[2023-03-11 21:51:48] [INFO ] Flatten gal took : 1 ms
[2023-03-11 21:51:48] [INFO ] Flatten gal took : 0 ms
[2023-03-11 21:51:48] [INFO ] Input system was already deterministic with 2 transitions.
Starting structural reductions in LTL mode, iteration 0 : 26/26 places, 18/18 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 25 transition count 18
Applied a total of 1 rules in 0 ms. Remains 25 /26 variables (removed 1) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 25/26 places, 18/18 transitions.
[2023-03-11 21:51:48] [INFO ] Flatten gal took : 2 ms
[2023-03-11 21:51:48] [INFO ] Flatten gal took : 2 ms
[2023-03-11 21:51:48] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 26/26 places, 18/18 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 25 transition count 18
Applied a total of 1 rules in 1 ms. Remains 25 /26 variables (removed 1) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 25/26 places, 18/18 transitions.
[2023-03-11 21:51:48] [INFO ] Flatten gal took : 3 ms
[2023-03-11 21:51:48] [INFO ] Flatten gal took : 2 ms
[2023-03-11 21:51:48] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 26/26 places, 18/18 transitions.
Applied a total of 0 rules in 0 ms. Remains 26 /26 variables (removed 0) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 26/26 places, 18/18 transitions.
[2023-03-11 21:51:48] [INFO ] Flatten gal took : 2 ms
[2023-03-11 21:51:48] [INFO ] Flatten gal took : 2 ms
[2023-03-11 21:51:48] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 26/26 places, 18/18 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 25 transition count 18
Applied a total of 1 rules in 1 ms. Remains 25 /26 variables (removed 1) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 25/26 places, 18/18 transitions.
[2023-03-11 21:51:48] [INFO ] Flatten gal took : 2 ms
[2023-03-11 21:51:48] [INFO ] Flatten gal took : 1 ms
[2023-03-11 21:51:48] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 26/26 places, 18/18 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 25 transition count 18
Applied a total of 1 rules in 2 ms. Remains 25 /26 variables (removed 1) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 25/26 places, 18/18 transitions.
[2023-03-11 21:51:48] [INFO ] Flatten gal took : 1 ms
[2023-03-11 21:51:48] [INFO ] Flatten gal took : 1 ms
[2023-03-11 21:51:48] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 26/26 places, 18/18 transitions.
Ensure Unique test removed 1 places
Reduce places removed 2 places and 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 24 transition count 16
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 23 transition count 16
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 3 Pre rules applied. Total rules applied 2 place count 23 transition count 13
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 8 place count 20 transition count 13
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 2 with 1 rules applied. Total rules applied 9 place count 19 transition count 13
Applied a total of 9 rules in 11333 ms. Remains 19 /26 variables (removed 7) and now considering 13/18 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11333 ms. Remains : 19/26 places, 13/18 transitions.
[2023-03-11 21:51:59] [INFO ] Flatten gal took : 1 ms
[2023-03-11 21:51:59] [INFO ] Flatten gal took : 1 ms
[2023-03-11 21:51:59] [INFO ] Input system was already deterministic with 13 transitions.
[2023-03-11 21:51:59] [INFO ] Flatten gal took : 2 ms
[2023-03-11 21:51:59] [INFO ] Flatten gal took : 2 ms
[2023-03-11 21:51:59] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-11 21:51:59] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 26 places, 18 transitions and 51 arcs took 0 ms.
Total runtime 25226 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT HouseConstruction-PT-32000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA HouseConstruction-PT-32000-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HouseConstruction-PT-32000-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HouseConstruction-PT-32000-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HouseConstruction-PT-32000-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HouseConstruction-PT-32000-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HouseConstruction-PT-32000-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678571661267
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 11 (type EXCL) for 0 HouseConstruction-PT-32000-CTLFireability-00
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 11 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-00
lola: result : true
lola: markings : 352001
lola: fired transitions : 352000
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 50 (type EXCL) for 49 HouseConstruction-PT-32000-CTLFireability-13
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-13
lola: result : false
lola: markings : 576000
lola: fired transitions : 576000
lola: time used : 1.000000
lola: memory pages used : 3
lola: LAUNCH task # 47 (type EXCL) for 46 HouseConstruction-PT-32000-CTLFireability-11
lola: time limit : 276 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 3/276 14/32 HouseConstruction-PT-32000-CTLFireability-11 3095926 m, 619185 m/sec, 3096416 t fired, .
Time elapsed: 5 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 8/276 30/32 HouseConstruction-PT-32000-CTLFireability-11 6853212 m, 751457 m/sec, 6854282 t fired, .
Time elapsed: 10 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 47 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 44 (type EXCL) for 43 HouseConstruction-PT-32000-CTLFireability-10
lola: time limit : 298 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-10
lola: result : true
lola: markings : 64002
lola: fired transitions : 64003
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 HouseConstruction-PT-32000-CTLFireability-09
lola: time limit : 325 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 4/325 7/32 HouseConstruction-PT-32000-CTLFireability-09 1476650 m, 295330 m/sec, 5627338 t fired, .
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 9/325 11/32 HouseConstruction-PT-32000-CTLFireability-09 2534400 m, 211550 m/sec, 10874659 t fired, .
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 14/325 15/32 HouseConstruction-PT-32000-CTLFireability-09 3496950 m, 192510 m/sec, 15656616 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 19/325 20/32 HouseConstruction-PT-32000-CTLFireability-09 4543412 m, 209292 m/sec, 20858560 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 24/325 24/32 HouseConstruction-PT-32000-CTLFireability-09 5569676 m, 205252 m/sec, 25962582 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 29/325 28/32 HouseConstruction-PT-32000-CTLFireability-09 6527546 m, 191574 m/sec, 30727727 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 34/325 32/32 HouseConstruction-PT-32000-CTLFireability-09 7536749 m, 201840 m/sec, 35751062 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 41 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 38 (type EXCL) for 37 HouseConstruction-PT-32000-CTLFireability-08
lola: time limit : 354 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-08
lola: result : true
lola: markings : 672003
lola: fired transitions : 2080031
lola: time used : 3.000000
lola: memory pages used : 4
lola: LAUNCH task # 32 (type EXCL) for 31 HouseConstruction-PT-32000-CTLFireability-06
lola: time limit : 393 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-06
lola: result : false
lola: markings : 575999
lola: fired transitions : 576000
lola: time used : 1.000000
lola: memory pages used : 3
lola: LAUNCH task # 29 (type EXCL) for 28 HouseConstruction-PT-32000-CTLFireability-04
lola: time limit : 442 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-08: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 1/442 7/32 HouseConstruction-PT-32000-CTLFireability-04 1401415 m, 280283 m/sec, 1496482 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-08: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 6/442 23/32 HouseConstruction-PT-32000-CTLFireability-04 5258540 m, 771425 m/sec, 5776713 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 29 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-08: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 26 (type EXCL) for 25 HouseConstruction-PT-32000-CTLFireability-03
lola: time limit : 504 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-08: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/504 13/32 HouseConstruction-PT-32000-CTLFireability-03 2982260 m, 596452 m/sec, 5138878 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-08: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/504 22/32 HouseConstruction-PT-32000-CTLFireability-03 5215367 m, 446621 m/sec, 9955399 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-08: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/504 31/32 HouseConstruction-PT-32000-CTLFireability-03 7383948 m, 433716 m/sec, 14754084 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 26 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-08: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 23 (type EXCL) for 22 HouseConstruction-PT-32000-CTLFireability-02
lola: time limit : 585 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-08: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/585 20/32 HouseConstruction-PT-32000-CTLFireability-02 4490962 m, 898192 m/sec, 4491473 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 23 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-08: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 20 (type EXCL) for 19 HouseConstruction-PT-32000-CTLFireability-01
lola: time limit : 700 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-08: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/700 12/32 HouseConstruction-PT-32000-CTLFireability-01 2794497 m, 558899 m/sec, 5445716 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-08: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/700 18/32 HouseConstruction-PT-32000-CTLFireability-01 4095666 m, 260233 m/sec, 11375571 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-08: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/700 23/32 HouseConstruction-PT-32000-CTLFireability-01 5285582 m, 237983 m/sec, 17198973 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-08: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 20/700 27/32 HouseConstruction-PT-32000-CTLFireability-01 6445412 m, 231966 m/sec, 22868099 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-08: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 25/700 32/32 HouseConstruction-PT-32000-CTLFireability-01 7566696 m, 224256 m/sec, 28384172 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 20 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-08: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 6 0 0 2
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 7 (type EXCL) for 0 HouseConstruction-PT-32000-CTLFireability-00
lola: time limit : 867 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-00
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 HouseConstruction-PT-32000-CTLFireability-07
lola: time limit : 1156 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-07
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 3 (type EXCL) for 0 HouseConstruction-PT-32000-CTLFireability-00
lola: time limit : 1734 sec
lola: memory limit: 32 pages
lola: FINISHED task # 3 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-00
lola: result : true
lola: markings : 288001
lola: fired transitions : 544002
lola: time used : 0.000000
lola: memory pages used : 2
lola: LAUNCH task # 53 (type EXCL) for 52 HouseConstruction-PT-32000-CTLFireability-14
lola: time limit : 3469 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-00: DISJ true CTL model checker
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-07: EG false state space / EG
HouseConstruction-PT-32000-CTLFireability-08: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 5/3469 18/32 HouseConstruction-PT-32000-CTLFireability-14 3841263 m, 768252 m/sec, 3841567 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 53 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-00: DISJ true CTL model checker
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-07: EG false state space / EG
HouseConstruction-PT-32000-CTLFireability-08: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: Portfolio finished: no open tasks 13
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-00: DISJ true CTL model checker
HouseConstruction-PT-32000-CTLFireability-01: CTL unknown AGGR
HouseConstruction-PT-32000-CTLFireability-02: CTL unknown AGGR
HouseConstruction-PT-32000-CTLFireability-03: CTL unknown AGGR
HouseConstruction-PT-32000-CTLFireability-04: CTL unknown AGGR
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-07: EG false state space / EG
HouseConstruction-PT-32000-CTLFireability-08: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-09: CTL unknown AGGR
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-11: CTL unknown AGGR
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-14: CTL unknown AGGR
Time elapsed: 141 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HouseConstruction-PT-32000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is HouseConstruction-PT-32000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r199-smll-167840346200618"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/HouseConstruction-PT-32000.tgz
mv HouseConstruction-PT-32000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;